Qing-Tai Zhao
Orcid: 0000-0002-2794-2757
According to our database1,
Qing-Tai Zhao
authored at least 14 papers
between 2012 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
High Performance 5 nm Si Nanowire FETs with a Record Small SS = 2.3 mV/dec and High Transconductance at 5.5 K Enabled by Dopant Segregated Silicide Source/Drain.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
Comparison between WKB and Wavelet Approach for Analytical Calculation of Tunneling Currents in Schottky Barrier Field-Effect Transistors.
Proceedings of the 30th International Conference on Mixed Design of Integrated Circuits and System, 2023
2022
Experimental and Theoretical Analysis of Stateful Logic in Passive and Active Crossbar Arrays for Computation-in-Memory.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the 52nd IEEE European Solid-State Device Research Conference, 2022
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022
NEUROTEC I: Neuro-inspired Artificial Intelligence Technologies for the Electronics of the Future.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
2021
4-Terminal Ferroelectric Schottky Barrier Field Effect Transistors as Artificial Synapses.
Proceedings of the 51st IEEE European Solid-State Device Research Conference, 2021
2017
Experimental characterization of the static noise margins of strained silicon complementary tunnel-FET SRAM.
Proceedings of the 47th European Solid-State Device Research Conference, 2017
Ultrathin lateral unidirectional bipolar-type insulated-gate transistor as pH sensor.
Proceedings of the 47th European Solid-State Device Research Conference, 2017
2016
Proceedings of the 46th European Solid-State Device Research Conference, 2016
Implementation of a DC compact model for double-gate Tunnel-FET based on 2D calculations and application in circuit simulation.
Proceedings of the 46th European Solid-State Device Research Conference, 2016
2014
Proceedings of the 44th European Solid State Device Research Conference, 2014
2013
Proceedings of the European Solid-State Device Research Conference, 2013
2012
Si tunneling transistors with high on-currents and slopes of 50 mV/dec using segregation doped Nisi2 tunnel junctions.
Proceedings of the 2012 European Solid-State Device Research Conference, 2012