Yu Bi

Orcid: 0000-0001-8351-0353

According to our database1, Yu Bi authored at least 41 papers between 2006 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
An Empirical Study of Open Edge Computing Platforms: Ecosystem, Usage, and Security Risks.
CoRR, 2024

Enabling Privacy-Preserving Cyber Threat Detection with Federated Learning.
CoRR, 2024

2023
Value of inversion imaging to diagnosis in differentiating malignant from benign breast masses.
BMC Medical Imaging, December, 2023

Primerdiffer: a python command-line module for large-scale primer design in haplotype genotyping.
Bioinform., April, 2023

2022
HARDeNN: Hardware-assisted attack-resilient deep neural network architectures.
Microprocess. Microsystems, November, 2022

2021
Multi-Objective Deep Reinforcement Learning Assisted Service Function Chains Placement.
IEEE Trans. Netw. Serv. Manag., 2021

Entropy-Based Modeling for Estimating Adversarial Bit-flip Attack Impact on Binarized Neural Network.
Proceedings of the ASPDAC '21: 26th Asia and South Pacific Design Automation Conference, 2021

2020
A survey on attack vectors in stack cache memory.
Integr., 2020

Research on safe driving behavior of transportation vehicles based on vehicle network data mining.
Trans. Emerg. Telecommun. Technol., 2020

A Survey on Impact of Transient Faults on BNN Inference Accelerators.
CoRR, 2020

Entropy-Based Modeling for Estimating Soft Errors Impact on Binarized Neural Network Inference.
CoRR, 2020

Compression or Corruption? A Study on the Effects of Transient Faults on BNN Inference Accelerators.
Proceedings of the 21st International Symposium on Quality Electronic Design, 2020

Fiji-FIN: A Fault Injection Framework on Quantized Neural Network Inference Accelerator.
Proceedings of the 19th IEEE International Conference on Machine Learning and Applications, 2020

SHIELDeNN: Online Accelerated Framework for Fault-Tolerant Deep Neural Network Architectures.
Proceedings of the 57th ACM/IEEE Design Automation Conference, 2020

2019
Self-Learning Monitoring On-Demand Strategy for Optical Networks.
JOCN, 2019

Resource Allocation for Ultra-Low Latency Virtual Network Services in Hierarchical 5G Network.
Proceedings of the 2019 IEEE International Conference on Communications, 2019

Distributed Online Resource Allocation Using Congestion Game for 5G Virtual Network Services.
Proceedings of the 2019 IEEE Global Communications Conference, 2019

2018
Field Trial of Monitoring On-Demand at Intermediate-Nodes Through Bayesian Optimization.
Proceedings of the Optical Fiber Communications Conference and Exposition, 2018

Field-Trial of Machine Learning-Assisted Quantum Key Distribution (QKD) Networking with SDN.
Proceedings of the European Conference on Optical Communication, 2018

2017
Tunnel FET Current Mode Logic for DPA-Resilient Circuit Designs.
IEEE Trans. Emerg. Top. Comput., 2017

Correction: A New Quaternion-Based Kalman Filter for Real-Time Attitude Estimation Using the Two-Step Geometrically-Intuitive Correction Algorithm. <i>Sensors</i> 2017, <i>17</i>, 2146.
Sensors, 2017

A New Quaternion-Based Kalman Filter for Real-Time Attitude Estimation Using the Two-Step Geometrically-Intuitive Correction Algorithm.
Sensors, 2017

Robust Self-Learning Physical Layer Abstraction Utilizing Optical Performance Monitoring and Markov Chain Monte Carlo.
Proceedings of the European Conference on Optical Communication, 2017

2016
Emerging Technology-Based Design of Primitives for Hardware Security.
ACM J. Emerg. Technol. Comput. Syst., 2016

Enhancing Hardware Security with Emerging Transistor Technologies.
Proceedings of the 26th edition on Great Lakes Symposium on VLSI, 2016

Leverage Emerging Technologies For DPA-Resilient Block Cipher Design.
Proceedings of the 2016 Design, Automation & Test in Europe Conference & Exhibition, 2016

2015
Process and temperature robust voltage multiplier design for RF energy harvesting.
Microelectron. Reliab., 2015

Reliable and high performance STT-MRAM architectures based on controllable-polarity devices.
Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

2014
Leveraging Emerging Technology for Hardware Security - Case Study on Silicon Nanowire FETs and Graphene SymFETs.
Proceedings of the 23rd IEEE Asian Test Symposium, 2014

2012
Ergodic Channel Capacity of an Amplify-and-Forward Relay System at Low SNR in a Generic Noise Environment.
IEEE Trans. Signal Process., 2012

Achievable rate for amplify and forward relay system at low SNR.
Proceedings of the International Conference on Computing, Networking and Communications, 2012

2011
A 26 μ W 8 bit 10 MS/s Asynchronous SAR ADC for Low Energy Radios.
IEEE J. Solid State Circuits, 2011

Fast statistical analysis of RC nets subject to manufacturing variabilities.
Proceedings of the Design, Automation and Test in Europe, 2011

Cooperative Distributed MISO Wireless Relay Networks Under Jamming Environments with Power Constraints.
Proceedings of the Third International Conference on Computational Intelligence, 2011

Noncooperative Distributed MMSE Schemes for AF SIMO Wireless Relay Networks.
Proceedings of the Third International Conference on Computational Intelligence, 2011

Enhanced sensitivity computation for BEM based capacitance extraction using the Schur complement technique.
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011

Efficient sensitivity-based capacitance modeling for systematic and random geometric variations.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011

2009
HASPRNG: Hardware Accelerated Scalable Parallel Random Number Generators.
Comput. Phys. Commun., 2009

Sensitivity computation using domain-decomposition for boundary element method based capacitance extractors.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2009

2006
Poster reception - A reconfigurable supercomputing library for accelerated parallel lagged-Fibonacci pseudorandom number generation.
Proceedings of the ACM/IEEE SC2006 Conference on High Performance Networking and Computing, 2006

Hardware Acceleration of Parallel Lagged-Fibonacci Pseudo Random Number Generation.
Proceedings of the 2006 International Conference on Engineering of Reconfigurable Systems & Algorithms, 2006


  Loading...