Wanyuan Qu

Orcid: 0000-0002-8318-9878

According to our database1, Wanyuan Qu authored at least 20 papers between 2014 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A High-Efficiency Wide Output Range Reconfigurable Capacitive-Sigma DC-DC Converter.
IEEE J. Solid State Circuits, May, 2024

2023
A 36-55 V Input 0.6-2.5 V Output Bypass-Assist Series-Capacitor Power Converter With 93.1% Peak Efficiency and 1.5 mA-5 A Load Range.
IEEE Trans. Circuits Syst. I Regul. Pap., December, 2023

A 1 V 1.07 μW 15-Bit Pseudo-Pseudo-Differential Incremental Zoom ADC.
IEEE J. Solid State Circuits, September, 2023

A 1.2-V 2.87-μ W 94.0-dB SNDR Discrete-Time 2-0 MASH Delta-Sigma ADC.
IEEE J. Solid State Circuits, 2023

A 5A 94.5% Peak Efficiency 9~16V-to-1V Dual-Path Series-Capacitor Converter with Full Duty Range and Low V.A Metric.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023

A 1.2V 62.2dB SNDR SAR-Assisted Event-Driven Clockless Level-Crossing ADC for Time-Sparse Signal Acquisition.
Proceedings of the 49th IEEE European Solid State Circuits Conference, 2023

2022
A 4-μW Bandwidth/Power Scalable Delta-Sigma Modulator Based on Swing-Enhanced Floating Inverter Amplifiers.
IEEE J. Solid State Circuits, 2022

A 5V Input 98.4% Peak Efficiency Reconfigurable Capacitive-Sigma Converter With Greater than 90% Peak Efficiency for the Entire 0.4~1.2V Output Range.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A 2.87μW 1kHz-BW 94.0dB-SNDR 2-0 MASH ADC Using FIA with Dynamic-Body-Biasing Assisted CLS Technique.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

A Dickson Hybrid Boost Converter With On-Chip Cold-Start for Thermoelectric Energy Harvesting.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

2021
An Impedance Adapting Compensation Scheme for High Current NMOS LDO Design.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

A 12-Level Series-Capacitor 48-1V DC-DC Converter With On-Chip Switch and GaN Hybrid Power Conversion.
IEEE J. Solid State Circuits, 2021

33.4 An 8A 998A/inch3 90.2% Peak Efficiency 48V-to-1V DC-DC Converter Adopting On-Chip Switch and GaN Hybrid Power Conversion.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

A 94.1 dB DR 4.1 nW/Hz Bandwidth/Power Scalable DTDSM for IoT Sensing Applications Based on Swing-Enhanced Floating Inverter Amplifiers.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021

2020
A 9.3mV Load and 5.2mV Line transients Fast Response Buck Converter with Active Ramping Voltage Mode Control.
Proceedings of the 2020 IEEE Custom Integrated Circuits Conference, 2020

2019
A 95.3% Peak Efficiency 38mV overshoot and 5mV/A load regulation Hysteretic Boost Converter with Anti-Phase Emulate Current Control.
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019

2018
A 95.2% efficiency dual-path DC-DC step-up converter with continuous output current delivery and low voltage ripple.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

2017
Design-Oriented Analysis for Miller Compensation and Its Application to Multistage Amplifier Design.
IEEE J. Solid State Circuits, 2017

A 200-mA Digital Low Drop-Out Regulator With Coarse-Fine Dual Loop in Mobile Application Processor.
IEEE J. Solid State Circuits, 2017

2014
17.3 A 0.9V 6.3μW multistage amplifier driving 500pF capacitive load with 1.34MHz GBW.
Proceedings of the 2014 IEEE International Conference on Solid-State Circuits Conference, 2014


  Loading...