Sangho Shin

According to our database1, Sangho Shin authored at least 38 papers between 2003 and 2020.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2020
A Measurement Study on Evaluating Container Network Performance for Edge Computing.
Proceedings of the 21st Asia-Pacific Network Operations and Management Symposium, 2020

2019
Characterization of Piezoelectric Cantilever Beams for use in Roadside Vibration Energy Harvesting.
Proceedings of the IEEE Sensors Applications Symposium, 2019

2016
New pulse amplitude modulation for fine tuning of memristor synapses.
Microelectron. J., 2016

RRAM-based TCAMs for pattern search.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2015
Memristor-based synapses and neurons for neuromorphic computing.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

2014
Modular Structure of Compact Model for Memristive Devices.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

A Virtualized, Programmable Content Delivery Network.
Proceedings of the 2nd IEEE International Conference on Mobile Cloud Computing, 2014

Global-Scale Event Dissemination on Mobile Social Channeling Platform.
Proceedings of the 2nd IEEE International Conference on Mobile Cloud Computing, 2014

Memristors-based Ternary Content Addressable Memory (mTCAM).
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2013
Resistive Computing: Memristors-Enabled Signal Multiplication.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

Unified modeling for memristive devices based on charge-flux constitutive relationships.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

Memristor macromodel and its application to neuronal spike generation.
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013

2012
Analysis of Passive Memristive Devices Array: Data-Dependent Statistical Model and Self-Adaptable Sense Resistance for RRAMs.
Proc. IEEE, 2012

Fast settling frequency synthesizer with two-point channel control paths.
Int. J. Circuit Theory Appl., 2012

Design of a neural stimulator system with closed-loop charge cancellation.
Proceedings of the 20th IEEE/IFIP International Conference on VLSI and System-on-Chip, 2012

Real-time graphical presentation from empirical data for virtual welding tasks.
Proceedings of the SIGGRAPH Asia 2012 Poster Proceedings, Singapore, Singapore, November 28, 2012

Memristive computing- multiplication and correlation.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
Reconfigurable Stateful nor Gate for Large-Scale Logic-Array Integrations.
IEEE Trans. Circuits Syst. II Express Briefs, 2011

Field Programmable Stateful Logic Array.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011

Complementary structure of memristive devices based passive memory arrays.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

Stateful logic pipeline architecture.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
Data-Dependent Statistical Memory Model for Passive Array of Memristive Devices.
IEEE Trans. Circuits Syst. II Express Briefs, 2010

Compact Models for Memristors Based on Charge-Flux Constitutive Relationships.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010

2009
Measurement and Analysis of the VoIP Capacity in IEEE 802.11 WLAN.
IEEE Trans. Mob. Comput., 2009

2008
0.18um CMOS integrated chipset for 5.8GHz DSRC systems with +10dBm output power.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

Call Admission Control in IEEE 802.11 WLANs Using QP-CAT.
Proceedings of the INFOCOM 2008. 27th IEEE International Conference on Computer Communications, 2008

2007
Fast- Frequency Offset Cancellation Loop Using Low-IF Receiver and Fractional-N PLL.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

Experimental Measurement of the Capacity for VoIP Traffic in IEEE 802.11 WLANs.
Proceedings of the INFOCOM 2007. 26th IEEE International Conference on Computer Communications, 2007

2006
Improving layer 3 handoff delay in IEEE 802.11 wireless networks.
Proceedings of the 2nd International ICST Conference on Wireless Internet, 2006

Balancing uplink and downlink delay of VoIP traffic in WLANs using Adaptive Priority Control (APC).
Proceedings of the 3rd International ICST Conference on Quality of Service in Heterogeneous Wired/Wireless Networks, 2006

Low-power 2.4GHz CMOS frequency synthesizer with differentially controlled MOS varactors.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2.4GHz ZigBee radio architecture with fast frequency offset cancellation loop.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A 4-Gb/s/pin current mode 4-level simultaneous bidirectional I/O with current mismatch calibration.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

Passive Duplicate Address Detection for the Dynamic Host Configuration Protocol (DHCP).
Proceedings of the Global Telecommunications Conference, 2006. GLOBECOM '06, San Francisco, CA, USA, 27 November, 2006

2005
Using dynamic PCF to improve the capacity for VoIP traffic in IEEE 802.11 networks.
Proceedings of the IEEE Wireless Communications and Networking Conference, 2005

3.48mW 2.4GHz range Frequency Synthesizer Architecture with Two-Point Channel Control for Fast Settling Performance.
Proceedings of the Proceedings 2005 IEEE International SOC Conference, 2005

2004
Reducing MAC layer handoff latency in IEEE 802.11 wireless LANs.
Proceedings of the Second International Workshop on Mobility Management & Wireless Access Protocols, 2004

2003
An experimental coin-sized radio for extremely low-power WPAN (IEEE 802.15.4) application at 2.4 GHz.
IEEE J. Solid State Circuits, 2003


  Loading...