Nicolas Vasilache

Orcid: 0000-0002-4096-3325

According to our database1, Nicolas Vasilache authored at least 32 papers between 2005 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
nelli: a lightweight frontend for MLIR.
CoRR, 2023

Code Generation for In-Place Stencils.
Proceedings of the 21st ACM/IEEE International Symposium on Code Generation and Optimization, 2023

2022
Compiler Support for Sparse Tensor Computations in MLIR.
ACM Trans. Archit. Code Optim., 2022

TinyIREE: An ML Execution Environment for Embedded Systems From Compilation to Deployment.
IEEE Micro, 2022

Composable and Modular Code Generation in MLIR: A Structured and Retargetable Approach to Tensor Compiler Construction.
CoRR, 2022

Structured Operations: Modular Design of Code Generators for Tensor Compilers.
Proceedings of the Languages and Compilers for Parallel Computing, 2022

2021
MLIR: Scaling Compiler Infrastructure for Domain Specific Computation.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2021

Progressive Raising in Multi-level IR.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2021

2020
The Next 700 Accelerated Layers: From Mathematical Expressions of Network Computation Graphs to Accelerated GPU Kernels, Automatically.
ACM Trans. Archit. Code Optim., 2020

MLIR: A Compiler Infrastructure for the End of Moore's Law.
CoRR, 2020

2019
Openly revisiting derivative-free optimization.
Proceedings of the Genetic and Evolutionary Computation Conference Companion, 2019

2018
Tensor Comprehensions: Framework-Agnostic High-Performance Machine Learning Abstractions.
CoRR, 2018

2017
Training Language Models Using Target-Propagation.
CoRR, 2017

Diagonal Rescaling For Neural Networks.
CoRR, 2017

2016
Learning Visual Features from Large Weakly Supervised Data.
Proceedings of the Computer Vision - ECCV 2016, 2016

2015
Fast Convolutional Nets With fbfft: A GPU Performance Evaluation.
Proceedings of the 3rd International Conference on Learning Representations, 2015

2014
A Tale of Three Runtimes.
CoRR, 2014

Tiling and optimizing time-iterated computations on periodic domains.
Proceedings of the International Conference on Parallel Architectures and Compilation, 2014

2013
Re-Introduction of communication-avoiding FMM-accelerated FFTs with GPU acceleration.
Proceedings of the IEEE High Performance Extreme Computing Conference, 2013

Runnemede: An architecture for Ubiquitous High-Performance Computing.
Proceedings of the 19th IEEE International Symposium on High Performance Computer Architecture, 2013

Memory reuse optimizations in the R-Stream compiler.
Proceedings of the 6th Workshop on General Purpose Processor Using Graphics Processing Units, 2013

2012
Automatic communication optimizations through memory reuse strategies.
Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2012

Efficient and scalable computations with sparse tensors.
Proceedings of the IEEE Conference on High Performance Extreme Computing, 2012

2011
R-Stream Compiler.
Proceedings of the Encyclopedia of Parallel Computing, 2011

Loop transformations: convexity, pruning and optimization.
Proceedings of the 38th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2011

2010
A mapping path for multi-GPGPU accelerated computers from a portable high level programming abstraction.
Proceedings of 3rd Workshop on General Purpose Processing on Graphics Processing Units, 2010

2007
Iterative Optimization in the Polyhedral Model: Part I, One-Dimensional Time.
Proceedings of the Fifth International Symposium on Code Generation and Optimization (CGO 2007), 2007

Automatic Correction of Loop Transformations.
Proceedings of the 16th International Conference on Parallel Architectures and Compilation Techniques (PACT 2007), 2007

2006
Semi-Automatic Composition of Loop Transformations for Deep Parallelism and Memory Hierarchies.
Int. J. Parallel Program., 2006

Violated dependence analysis.
Proceedings of the 20th Annual International Conference on Supercomputing, 2006

Polyhedral Code Generation in the Real World.
Proceedings of the Compiler Construction, 15th International Conference, 2006

2005
Facilitating the search for compositions of program transformations.
Proceedings of the 19th Annual International Conference on Supercomputing, 2005


  Loading...