Jiyong Yu

Orcid: 0000-0002-9150-0662

According to our database1, Jiyong Yu authored at least 14 papers between 2018 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Synchronization Storage Channels (S2C): Timer-less Cache Side-Channel Attacks on the Apple M1 via Hardware Synchronization Instructions.
Proceedings of the 32nd USENIX Security Symposium, 2023

All Your PC Are Belong to Us: Exploiting Non-control-Transfer Instruction BTB Updates for Dynamic PC Extraction.
Proceedings of the 50th Annual International Symposium on Computer Architecture, 2023

2022
Pagoda: Towards Binary Code Privacy Protection with SGX-based Execute-Only Memory.
Proceedings of the 2022 IEEE International Symposium on Secure and Private Execution Environment Design (SEED), 2022

2021
Speculative Privacy Tracking (SPT): Leaking Information From Speculative Execution Without Compromising Privacy.
Proceedings of the MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, 2021

Upper Extremity Kinematic Parameters: Reference Ranges Based on Kinect V2.
Proceedings of the 27th International Conference on Mechatronics and Machine Vision in Practice, 2021

Design and Workspace Analysis of a Higher Kinematic Pair Constrained Cable-Driven 6-UPS Bionic Parallel Chewing Robot.
Proceedings of the 27th International Conference on Mechatronics and Machine Vision in Practice, 2021

Speculative interference attacks: breaking invisible speculation schemes.
Proceedings of the ASPLOS '21: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2021

2020
Exposing cache timing side-channel leaks through out-of-order symbolic execution.
Proc. ACM Program. Lang., 2020

Speculative Taint Tracking (STT): A Comprehensive Protection for Speculatively Accessed Data.
IEEE Micro, 2020

Creating Foundations for Secure Microarchitectures With Data-Oblivious ISA Extensions.
IEEE Micro, 2020

Speculation Invariance (InvarSpec): Faster Safe Execution Through Program Analysis.
Proceedings of the 53rd Annual IEEE/ACM International Symposium on Microarchitecture, 2020

Speculative Data-Oblivious Execution: Mobilizing Safe Prediction For Safe and Efficient Speculative Execution.
Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020

2018
Data Oblivious ISA Extensions for Side Channel-Resistant and High Performance Computing.
IACR Cryptol. ePrint Arch., 2018

UCNN: Exploiting Computational Reuse in Deep Neural Networks via Weight Repetition.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018


  Loading...