Fred C. Chow

According to our database1, Fred C. Chow authored at least 17 papers between 1984 and 2011.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
An SSA-based algorithm for optimal speculative code motion under an execution profile.
Proceedings of the 32nd ACM SIGPLAN Conference on Programming Language Design and Implementation, 2011

2003
Variable Instruction Set Architecture and Its Compiler Support.
IEEE Trans. Computers, 2003

2002
A near-optimal instruction scheduler for a tightly constrained, variable instruction set embedded processor.
Proceedings of the International Conference on Compilers, 2002

Effective Compilation Support for Variable Instruction Set Architecture.
Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT 2002), 2002

1999
Partial redundancy elimination in SSA form.
ACM Trans. Program. Lang. Syst., 1999

1998
Register Promotion by Partial Redundancy Elimination of Loads and Stores.
Proceedings of the ACM SIGPLAN '98 Conference on Programming Language Design and Implementation (PLDI), 1998

Strength Reduction via SSAPRE.
Proceedings of the Compiler Construction, 7th International Conference, 1998

1997
A New Algorithm for Partial Redundancy Elimination based on SSA Form.
Proceedings of the ACM SIGPLAN '97 Conference on Programming Language Design and Implementation (PLDI), 1997

1996
Effective Representation of Aliases and Indirect Memory Operations in SSA Form.
Proceedings of the Compiler Construction, 6th International Conference, 1996

Loop induction variable canonicalization in parallelizing compilers.
Proceedings of the Fifth International Conference on Parallel Architectures and Compilation Techniques, 1996

1994
Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution.
Proceedings of the 27th Annual International Symposium on Microarchitecture, San Jose, California, USA, November 30, 1994

1990
The Priority-Based Coloring Approach to Register Allocation.
ACM Trans. Program. Lang. Syst., 1990

1988
Minimizing Register Usage Penalty at Procedure Calls.
Proceedings of the ACM SIGPLAN'88 Conference on Programming Language Design and Implementation (PLDI), 1988

1987
How Many Addressing Modes are Enough?
Proceedings of the Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS II), 1987

1986
Engineering a RISC Compiler System.
Proceedings of the Spring COMPCON'86, 1986

1984
Register allocation by priority-based coloring.
Proceedings of the 1984 SIGPLAN Symposium on Compiler Construction, 1984

Register allocation by priority-based coloring (with retrospective)
Proceedings of the 20 Years of the ACM SIGPLAN Conference on Programming Language Design and Implementation 1979-1999, 1984


  Loading...