Erik Bruun

Orcid: 0000-0001-5085-7094

Affiliations:
  • Technical University of Denmark, Lyngby, Denmark


According to our database1, Erik Bruun authored at least 35 papers between 1993 and 2017.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2017
System-Level Power Optimization of Digital Audio Back End for Hearing Aids.
Circuits Syst. Signal Process., 2017

2016
A 10 MHz bandwidth continuous-time delta-sigma modulator for portable ultrasound scanners.
Proceedings of the IEEE Nordic Circuits and Systems Conference, 2016

2015
System level design of a continuous-time ΔΣ modulator for portable ultrasound scanners.
Proceedings of the Nordic Circuits and Systems Conference, 2015

Integrated differential high-voltage transmitting circuit for CMUTs.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

Low power continuous-time delta-sigma ADC with current output DAC.
Proceedings of the European Conference on Circuit Theory and Design, 2015

2014
Integrated reconfigurable high-voltage transmitting circuit for CMUTs.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014

Optimization of modulator and circuits for low power continuous-time Delta-Sigma ADC.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014

High-voltage pulse-triggered SR latch level-shifter design considerations.
Proceedings of the 2014 NORCHIP, Tampere, Finland, October 27-28, 2014, 2014

Bi-directional high-side current sense circuit for switch mode power supplies.
Proceedings of the 21st IEEE International Conference on Electronics, Circuits and Systems, 2014

Objective evaluation of the audibility of transient errors in an adaptive A/D conversion channel.
Proceedings of the IEEE International Conference on Acoustics, 2014

European master programs in nanoelectronics and microsystems.
Proceedings of the 10th European Workshop on Microelectronics Education (EWME), 2014

2013
Hardware-Efficient Implementation of Half-Band IIR Filter for Interpolation and Decimation.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

A 1.2-V 165-µ W 0.29-mm<sup>2</sup> Multibit Sigma-Delta ADC for Hearing Aids Using Nonlinear DACs and With Over 91 dB Dynamic-Range.
IEEE Trans. Biomed. Circuits Syst., 2013

Interpolation by a prime factor other than 2 in low-voltage low-power ΣΔ DAC.
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013

Trends in university programs in nanoelectronics and microsystems.
Proceedings of the 2013 NORCHIP, Vilnius, Lithuania, November 11-12, 2013, 2013

System-Level Optimization of a DAC for Hearing-Aid Audio Class D Output Stage.
Proceedings of the Technological Innovation for the Internet of Things, 2013

2012
Interpolation filter design for hearing-aid audio class-D output stage application.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012

2010
MOSFET-only Mixer/IIR filter with gain using parametric amplification.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
A compact CMOS MEMS microphone with 66dB SNR.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

A multifunction low-power preamplifier for MEMS capacitive microphones.
Proceedings of the 35th European Solid-State Circuits Conference, 2009

2008
Multi-bit sigma-delta modulators with enhanced dynamic-range using non-linear DAC for hearing aids.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

2004
A low-power 10-bit continuous-time CMOS Sigma Delta A/D converter.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

A calibration method for PLLs based on transient response.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2003
Analytical model and behavioral simulation approach for a ΣΔ fractional-N synthesizer employing a sample-hold element.
IEEE Trans. Circuits Syst. II Express Briefs, 2003

A design methodology for power-efficient continuous-time Sigma-Delta A/D converters.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

A spur-free fractional-N ΣΔ PLL for GSM applications: linear model and simulations.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2001
Direct downconversion with switching CMOS mixer.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

A distributed transducer system for functional electrical stimulation.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

2000
Integrating data converters for picoampere currents from electrochemical transducers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

1999
An implantable mixed analog/digital neural stimulator circuit.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

On dynamic range limitations of CMOS current conveyors.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

1995
Dynamic Range of Low-Voltage Cascode Current Mirrors.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

Bandwidth Limitations in Current Mode and Volage Mode Integrated Feedback Amplifiers.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

1994
A High-Speed CMOS Current Opamp for Very Low Supply Voltage Operation.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1993
CMOS Technology and Current-feedback Op-Amps.
Proceedings of the 1993 IEEE International Symposium on Circuits and Systems, 1993


  Loading...