Conrad H. Ziesler

According to our database1, Conrad H. Ziesler authored at least 20 papers between 2001 and 2005.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2005
Charge-Recovery Computing on Silicon.
IEEE Trans. Computers, 2005

Boost Logic: A High Speed Energy Recovery Circuit Family.
Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), 2005

Two-Phase Resonant Clock Distribution.
Proceedings of the 2005 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2005), 2005

A GHz-class charge recovery logic.
Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005

Fast, efficient, recovering, and irreversible.
Proceedings of the Second Conference on Computing Frontiers, 2005

2004
Energy recovering pipelines.
PhD thesis, 2004

A synchronous interface for SoCs with multiple clock domains.
Proceedings of the Proceedings 2004 IEEE International SOC Conference, 2004

Fixed-Load Energy Recovery Memory for Low Power.
Proceedings of the 2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), 2004

Experimental Evaluation of Resonant Clock Distribution.
Proceedings of the 2004 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2004), 2004

Empirical evaluation of timing and power in resonant clock distribution.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

2003
A true single-phase energy-recovery multiplier.
IEEE Trans. Very Large Scale Integr. Syst., 2003

Fine-grain real-time reconfigurable pipelining.
IBM J. Res. Dev., 2003

A clockless future for systems on chip.
IEEE Des. Test Comput., 2003

Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation.
Proceedings of the 36th Annual International Symposium on Microarchitecture, 2003

Energy Recovering ASIC Design.
Proceedings of the 2003 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2003), 2003

A 225 MHz resonant clocked ASIC chip.
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003

2002
Energy recovering static memory.
Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002

2001
A resonant clock generator for single-phase adiabatic systems.
Proceedings of the 2001 International Symposium on Low Power Electronics and Design, 2001

A True Single-Phase 8-bit Adiabatic Multiplier.
Proceedings of the 38th Design Automation Conference, 2001

Design, Verification, and Test of a True Single-Phase 8-bit Adiabatic Multiplier.
Proceedings of the 19th Conference on Advanced Research in VLSI (ARVLSI 2001), 2001


  Loading...