Akhil Arunkumar

According to our database1, Akhil Arunkumar authored at least 14 papers between 2012 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Keyformer: KV Cache Reduction through Key Tokens Selection for Efficient Generative Inference.
CoRR, 2024

2019
Understanding the Future of Energy Efficiency in Multi-Module GPUs.
Proceedings of the 25th IEEE International Symposium on High Performance Computer Architecture, 2019

2018
Memory Subsystem Optimization Techniques for Modern High-Performance General-Purpose Processors.
PhD thesis, 2018

DORA: Optimizing Smartphone Energy Efficiency and Web Browser Performance under Interference.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2018

LATTE-CC: Latency Tolerance Aware Adaptive Cache Compression Management for Energy Efficient GPUs.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2018

2017
Beyond the socket: NUMA-aware GPUs.
Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, 2017

MCM-GPU: Multi-Chip-Module GPUs for Continued Performance Scalability.
Proceedings of the 44th Annual International Symposium on Computer Architecture, 2017

2016
Using Low Cost Erasure and Error Correction Schemes to Improve Reliability of Commodity DRAM Systems.
IEEE Trans. Computers, 2016

ID-cache: instruction and memory divergence based cache management for GPUs.
Proceedings of the 2016 IEEE International Symposium on Workload Characterization, 2016

2015
E-ECC: Low Power Erasure and Error Correction Schemes for Increasing Reliability of Commodity DRAM Systems.
Proceedings of the 2015 International Symposium on Memory Systems, 2015

CAWA: coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads.
Proceedings of the 42nd Annual International Symposium on Computer Architecture, 2015

Characterization and Throttling-Based Mitigation of Memory Interference for Heterogeneous Smartphones.
Proceedings of the 2015 IEEE International Symposium on Workload Characterization, 2015

2014
ReMAP: Reuse and memory access cost aware eviction policy for last level cache management.
Proceedings of the 32nd IEEE International Conference on Computer Design, 2014

2012
Estimating correlation for a real-time measure of connectivity.
Proceedings of the Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2012


  Loading...