Zuocheng Xing
According to our database1,
Zuocheng Xing
authored at least 61 papers
between 2006 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Automatic Modulation Classification for MASK, MPSK, and MQAM Signals Based on Hierarchical Self-Organizing Map.
Sensors, 2022
2021
Symmetry, 2021
IET Commun., 2021
IEEE Access, 2021
Proceedings of the 2021 IEEE 23rd Int Conf on High Performance Computing & Communications; 7th Int Conf on Data Science & Systems; 19th Int Conf on Smart City; 7th Int Conf on Dependability in Sensor, 2021
2020
Practical AMC model based on SAE with various optimisation methods under different noise environments.
IET Commun., 2020
IEEE Access, 2020
Efficient MIMO Preprocessor With Sorting-Relaxed QR Decomposition and Modified Greedy LLL Algorithm.
IEEE Access, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 2020 IEEE International Conference on Acoustics, 2020
2019
An Improved Concatenation Scheme of BCH-Polar Codes With Low-Latency Decoding Architecture.
IEEE Access, 2019
Algorithm and Architecture for Path Metric Aided Bit-Flipping Decoding of Polar Codes.
Proceedings of the 2019 IEEE Wireless Communications and Networking Conference, 2019
Proceedings of the 2nd International Conference on Big Data Technologies, 2019
2018
Frontiers Inf. Technol. Electron. Eng., 2018
IET Comput. Digit. Tech., 2018
Proceedings of the Intelligent Transport Systems, From Research and Development to the Market Uptake, 2018
2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Very Large Scale Integr. Syst., 2017
A Novel Architecture to Eliminate Bottlenecks in a Parallel Tiled QRD Algorithm for Future MIMO Systems.
IEEE Trans. Circuits Syst. II Express Briefs, 2017
IET Commun., 2017
2016
QR decomposition architecture using the iteration look-ahead modified Gram-Schmidt algorithm.
IET Circuits Devices Syst., 2016
High Precision Low Complexity Matrix Inversion Based on Newton Iteration for Data Detection in the Massive MIMO.
IEEE Commun. Lett., 2016
Proceedings of the Wireless Internet - 9th International Conference, 2016
Proceedings of the 2016 IEEE Trustcom/BigDataSE/ISPA, 2016
Proceedings of the 2016 IEEE Trustcom/BigDataSE/ISPA, 2016
Proceedings of the Computer Engineering and Technology - 20th CCF Conference, 2016
Proceedings of the 3rd International Conference on Systems and Informatics, 2016
2015
J. Electr. Comput. Eng., 2015
Accelerating FDTD simulation of microwave pulse coupling into narrow slots on the Intel MIC architecture.
Proceedings of the IEEE Pacific Rim Conference on Communications, 2015
Proceedings of the Computer Engineering and Technology - 19th CCF Conference, 2015
A ML-Based High-Accuracy Estimation of Sampling and Carrier Frequency Offsets for OFDM Systems.
Proceedings of the Computer Engineering and Technology - 19th CCF Conference, 2015
Proceedings of the 18th International Conference on Network-Based Information Systems, 2015
Proceedings of the IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2015
DIPP - An LLC Replacement Policy for On-chip Dynamic Heterogeneous Multi-core Architecture.
Proceedings of the Intelligent Computation in Big Data Era, 2015
Proceedings of the 2015 IEEE/CIC International Conference on Communications in China, 2015
UniMESH: The light-weight unidirectional channel Network-on-Chip in 2D mesh topology.
Proceedings of the 25. International Conference on Electronics, 2015
2014
Proceedings of the 14th International Symposium on Communications and Information Technologies, 2014
Proceedings of the International Conference on High Performance Computing & Simulation, 2014
Flexible Virtual Channel Power-Gating for High-Throughput and Low-Power Network-on-Chip.
Proceedings of the 17th Euromicro Conference on Digital System Design, 2014
2013
Addressing Transient and Permanent Faults in NoC With Efficient Fault-Tolerant Deflection Router.
IEEE Trans. Very Large Scale Integr. Syst., 2013
IEICE Trans. Inf. Syst., 2013
Reconfigurable pseudo-NMOS-like logic with hybrid MOS and single-electron transistors.
IEICE Electron. Express, 2013
Proceedings of the 12th IEEE International Conference on Trust, 2013
Proceedings of the Computer Engineering and Technology - 17th CCF Conference, 2013
A Full Adder Based on Hybrid Single-Electron Transistors and MOSFETs at Room Temperature.
Proceedings of the Computer Engineering and Technology - 17th CCF Conference, 2013
Tunable Negative Differential Resistance of Single-Electron Transistor Controlled by Capacitance.
Proceedings of the Computer Engineering and Technology - 17th CCF Conference, 2013
2012
Validation and analysis of negative differential resistance of single-electron transistor with conductance model.
Proceedings of the 19th IEEE International Conference on Electronics, Circuits and Systems, 2012
2011
Accurate and Simplified Prediction of AVF for Delay and Energy Efficient Cache Design.
J. Comput. Sci. Technol., 2011
Proceedings of the Sixth International Symposium on Parallel Computing in Electrical Engineering (PARELEC 2011), 2011
Proceedings of the 2011 Third International Conference on Intelligent Networking and Collaborative Systems (INCoS), Fukuoka, Japan, November 30, 2011
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011
2010
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2010
2009
IEEE Trans. Parallel Distributed Syst., 2009
Matrix Multiplication Based on Scalable Macro-Pipelined FPGA Accelerator Architecture.
Proceedings of the ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, 2009
Proceedings of the 2009 Second International Symposium on Computational Intelligence and Design, 2009
Proceedings of the Advanced Parallel Processing Technologies, 8th International Symposium, 2009
2007
Proceedings of the 34th International Symposium on Computer Architecture (ISCA 2007), 2007
2006
An Architectural Leakage Power Reduction Method for Instruction Cache in Ultra Deep Submicron Microprocessors.
Proceedings of the Advances in Computer Systems Architecture, 11th Asia-Pacific Conference, 2006