Zhengrong Wang

Orcid: 0000-0003-2366-4267

According to our database1, Zhengrong Wang authored at least 16 papers between 2018 and 2024.

Collaborative distances:

Timeline

2018
2019
2020
2021
2022
2023
2024
0
1
2
3
4
5
3
1
1
3
2
1
2
1
1
1

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
PIMSAB: A Processing-In-Memory System with Spatially-Aware Communication and Bit-Serial-Aware Computation.
ACM Trans. Archit. Code Optim., December, 2024

DSFF-GAN: A novel stain transfer network for generating immunohistochemical image of endometrial cancer.
Comput. Biol. Medicine, March, 2024

SPGPU: Spatially Programmed GPU.
IEEE Comput. Archit. Lett., 2024

2023
General, Flexible and Unified Near-Data Computing
PhD thesis, 2023

Affinity Alloc: Taming Not-So Near-Data Computing.
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023

Infinity Stream: Portable and Programmer-Friendly In-/Near-Memory Fusion.
Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2023

A Low-complexity Max Unpooling Achitecture for CNNs.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

2022
Infinity Stream: Enabling Transparent and Automated In-Memory Computing.
IEEE Comput. Archit. Lett., 2022

OverGen: Improving FPGA Usability through Domain-specific Overlay Generation.
Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture, 2022

Near-Stream Computing: General and Transparent Near-Cache Acceleration.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022

2021
Stream Floating: Enabling Proactive and Decentralized Cache Optimizations.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021

2020
The gem5 Simulator: Version 20.0+.
CoRR, 2020

DSAGEN: Synthesizing Programmable Spatial Accelerators.
Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020

A Hybrid Systolic-Dataflow Architecture for Inductive Matrix Algorithms.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2020

2019
Stream-based memory access specialization for general purpose processors.
Proceedings of the 46th International Symposium on Computer Architecture, 2019

2018
An LLVM-IR Datagraph-Based Simulator for Flexible Design Space Exploration over Accelerator Architectures.
PhD thesis, 2018


  Loading...