Zheng Zhang

Orcid: 0000-0002-2292-0030

Affiliations:
  • University of California, Santa Barbara, USA
  • Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, Cambridge, MA, USA (former)
  • University of Hong Kong, Department of Electrical and Electronic Engineering, Pokfulam, Hong Kong (former)


According to our database1, Zheng Zhang authored at least 76 papers between 2009 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Tensor shape search for efficient compression of tensorized data and neural networks.
Appl. Soft Comput., December, 2024

Separable Operator Networks.
CoRR, 2024

Real-Time FJ/MAC PDE Solvers via Tensorized, Back-Propagation-Free Optical PINN Training.
CoRR, 2024

DeepZero: Scaling Up Zeroth-Order Optimization for Deep Model Training.
Proceedings of the Twelfth International Conference on Learning Representations, 2024

2023
Tensor-Compressed Back-Propagation-Free Training for (Physics-Informed) Neural Networks.
CoRR, 2023

A Gradient-based Approach for Online Robust Deep Neural Network Training with Noisy Labels.
CoRR, 2023

PIFON-EPT: MR-Based Electrical Property Tomography Using Physics-Informed Fourier Networks.
CoRR, 2023

Tensorized Optical Multimodal Fusion Network.
CoRR, 2023

Distributionally Robust Circuit Design Optimization under Variation Shifts.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023

DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
Hardware-Enabled Efficient Data Processing With Tensor-Train Decomposition.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

PoBO: A Polynomial Bounding Method for Chance-Constrained Yield-Aware Optimization of Photonic ICs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Efficient Processing of Sparse Tensor Decomposition via Unified Abstraction and PE-Interactive Architecture.
IEEE Trans. Computers, 2022

Towards Compact Neural Networks via End-to-End Training: A Bayesian Tensor Approach with Automatic Rank Determination.
SIAM J. Math. Data Sci., 2022

MR-Based Electrical Property Reconstruction Using Physics-Informed Neural Networks.
CoRR, 2022

TT-PINN: A Tensor-Compressed Neural PDE Solver for Edge Computing.
CoRR, 2022

Tensor Shape Search for Optimum Data Compression.
CoRR, 2022

Online, Informative MCMC Thinning with Kernelized Stein Discrepancy.
CoRR, 2022

A Quantum-Inspired Hamiltonian Monte Carlo Method for Missing Data Imputation.
Proceedings of the Mathematical and Scientific Machine Learning, 2022

Evolutionary Tensor Train Decomposition for Hyper-Spectral Remote Sensing Images.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2022

Active Sampling for Accelerated MRI with Low-Rank Tensors.
Proceedings of the 44th Annual International Conference of the IEEE Engineering in Medicine & Biology Society, 2022

2021
Sparse Tucker Tensor Decomposition on a Hybrid FPGA-CPU Platform.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Fast Search of the Optimal Contraction Sequence in Tensor Networks.
IEEE J. Sel. Top. Signal Process., 2021

Bayesian tensorized neural networks with automatic rank selection.
Neurocomputing, 2021

General-Purpose Bayesian Tensor Learning With Automatic Rank Determination and Uncertainty Quantification.
Frontiers Artif. Intell., 2021

3U-EdgeAI: Ultra-Low Memory Training, Ultra-Low BitwidthQuantization, and Ultra-Low Latency Acceleration.
CoRR, 2021

On-FPGA Training with Ultra Memory Reduction: A Low-Precision Tensor Method.
CoRR, 2021

High-Dimensional Uncertainty Quantification via Rank- and Sample-Adaptive Tensor Regression.
CoRR, 2021

3U-EdgeAI: Ultra-Low Memory Training, Ultra-Low Bitwidth Quantization, and Ultra-Low Latency Acceleration.
Proceedings of the GLSVLSI '21: Great Lakes Symposium on VLSI 2021, 2021

2020
Prediction of Multidimensional Spatial Variation Data via Bayesian Tensor Completion.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Chance-Constrained and Yield-Aware Optimization of Photonic ICs With Non-Gaussian Correlated Process Variations.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

High-Dimensional Uncertainty Quantification of Electronic and Photonic IC With Non-Gaussian Correlated Process Variations.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2020

Active Subspace of Neural Networks: Structural Analysis and Universal Attacks.
SIAM J. Math. Data Sci., 2020

End-to-End Variational Bayesian Training of Tensorized Neural Networks with Automatic Rank Determination.
CoRR, 2020

High-Dimensional Uncertainty Quantification via Active and Rank-Adaptive Tensor Regression.
CoRR, 2020

2019
Quantum-Inspired Hamiltonian Monte Carlo for Bayesian Sampling.
CoRR, 2019

Stochastic Model Predictive Control of Autonomous Systems with Non-Gaussian Correlated Uncertainty.
CoRR, 2019

Prediction of multi-dimensional spatial variation data via Bayesian tensor completion.
CoRR, 2019

Uncertainty-Aware Computational Tools for Power Distribution Networks Including Electrical Vehicle Charging and Load Profiles.
IEEE Access, 2019

Wafer Pattern Recognition Using Tucker Decomposition.
Proceedings of the 37th IEEE VLSI Test Symposium, 2019

Tucker Tensor Decomposition on FPGA.
Proceedings of the International Conference on Computer-Aided Design, 2019

Efficient Uncertainty Modeling for System Design via Mixed Integer Programming.
Proceedings of the International Conference on Computer-Aided Design, 2019

Tensor Methods for Generating Compact Uncertainty Quantification and Deep Learning Models.
Proceedings of the International Conference on Computer-Aided Design, 2019

2018
Variation-Aware Modeling of Integrated Capacitors Based on Floating Random Walk Extraction.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Stochastic Collocation with Non-Gaussian Correlated Parameters via a New Quadrature Rule.
CoRR, 2018

Low voltage electrical distribution network analysis under load variation.
Proceedings of the IEEE International Conference on Industrial Technology, 2018

Variational Bayesian Inference for Robust Streaming Tensor Factorization and Completion.
Proceedings of the IEEE International Conference on Data Mining, 2018

Uncertainty quantification of electronic and photonic ICs with non-Gaussian correlated process variations.
Proceedings of the International Conference on Computer-Aided Design, 2018

2017
Tensor Computation: A New Framework for High-Dimensional Problems in EDA.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2017

2016
Analysis and Design of Boolean Associative Memories Made of Resonant Oscillator Arrays.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

Reducing Phase Noise in Multi-Phase Oscillators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

A Big-Data Approach to Handle Many Process Variations: Tensor Recovery and Applications.
CoRR, 2016

A Big-Data Approach to Handle Process Variations: Uncertainty Quantification by Tensor Recovery.
CoRR, 2016

2015
Uncertainty quantification for integrated circuits and microelectrornechanical systems.
PhD thesis, 2015

Oscillator Array Models for Associative Memory and Pattern Recognition.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015

Enabling High-Dimensional Hierarchical Uncertainty Quantification by ANOVA and Tensor-Train Decomposition.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015

Analysis and Design of Weakly Coupled LC Oscillator Arrays Based on Phase-Domain Macromodels.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015

Probabilistic Power Flow Computation via Low-Rank and Sparse Tensor Recovery.
CoRR, 2015

2014
A Study of Deterministic Jitter in Crystal Oscillators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

Calculation of Generalized Polynomial-Chaos Basis Functions and Gauss Quadrature Rules in Hierarchical Uncertainty Quantification.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2014

Gramian-based model order reduction of parameterized time-delay systems.
Int. J. Circuit Theory Appl., 2014

Stochastic testing simulator for integrated circuits and MEMS: Hierarchical and sparse techniques.
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014

2013
Efficient Uncertainty Quantification for the Periodic Steady State of Forced and Autonomous Circuits.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

Stochastic Testing Method for Transistor-Level Uncertainty Quantification Based on Generalized Polynomial Chaos.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2013

Uncertainty quantification for integrated circuits: stochastic spectral methods.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2013

2012
Passivity Enforcement for Descriptor Systems Via Matrix Pencil Perturbation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2012

2011
Model order reduction of fully parameterized systems by recursive least square optimization.
Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, 2011

A block-diagonal structured model reduction scheme for power grid networks.
Proceedings of the Design, Automation and Test in Europe, 2011

A moment-matching scheme for the passivity-preserving model order reduction of indefinite descriptor systems with possible polynomial parts.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011

Balanced truncation for time-delay systems via approximate Gramians.
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011

2010
Passivity Test of Immittance Descriptor Systems Based on Generalized Hamiltonian Methods.
IEEE Trans. Circuits Syst. II Express Briefs, 2010

An Efficient Projector-Based Passivity Test for Descriptor Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010

PEDS: Passivity enforcement for descriptor systems via Hamiltonian-symplectic matrix pencil perturbation.
Proceedings of the 2010 International Conference on Computer-Aided Design, 2010

Design space exploration for sparse matrix-matrix multiplication on FPGAs.
Proceedings of the International Conference on Field-Programmable Technology, 2010

An extension of the generalized Hamiltonian method to <i>S</i>-parameter descriptor systems.
Proceedings of the 15th Asia South Pacific Design Automation Conference, 2010

2009
GHM: A generalized Hamiltonian method for passivity test of impedance/admittance descriptor systems.
Proceedings of the 2009 International Conference on Computer-Aided Design, 2009


  Loading...