Zbigniew Chamski
According to our database1,
Zbigniew Chamski
authored at least 20 papers
between 1992 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
1995
2000
2005
2010
2015
2020
0
1
2
3
4
2
1
1
1
2
1
1
1
1
1
1
1
3
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
Robust and Accurate Fine-Grain Power Models for Embedded Systems With No On-Chip PMU.
IEEE Embed. Syst. Lett., 2022
Comput. J., 2022
Accurate Energy Modelling on the Cortex-M0 Processor for Profiling and Static Analysis.
Proceedings of the 29th IEEE International Conference on Electronics, Circuits and Systems, 2022
2021
2017
ACM Trans. Archit. Code Optim., 2017
2015
Synchronous Reactive Nano-Kernels: Exploring the Limits of Power and Energy Efficiency in Embedded Systems.
Proceedings of the 18th International Workshop on Software and Compilers for Embedded Systems, 2015
2014
Sci. Program., 2014
2011
Int. J. Parallel Program., 2011
Int. J. Parallel Program., 2011
2002
Multi-periodic Process Networks: Prototyping and Verifying Stream-Processing Systems.
Proceedings of the Euro-Par 2002, 2002
1999
Proceedings of the Euro-Par '99 Parallel Processing, 5th International Euro-Par Conference, Toulouse, France, August 31, 1999
1998
Proceedings of the Euro-Par '98 Parallel Processing, 1998
1997
Proceedings of the Euro-Par '97 Parallel Processing, 1997
1996
Proceedings of the 29th Annual Hawaii International Conference on System Sciences (HICSS-29), 1996
1995
Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing (PDP '95), 1995
How Efficient Can Loop Generation Be?.
Proceedings of the Parallel Computing: State-of-the-Art and Perspectives, 1995
Proceedings of the 28th Annual Hawaii International Conference on System Sciences (HICSS-28), 1995
1994
Nested Loop Sequences: Towards Efficient Loop Structures in Automatic Parallelization.
Proceedings of the 27th Annual Hawaii International Conference on System Sciences (HICSS-27), 1994
1993
Fast and Efficient Generation of Loop Bounds.
Proceedings of the Parallel Computing: Trends and Applications, 1993
1992
Proceedings of the PARLE '92: Parallel Architectures and Languages Europe, 1992