Yutaka Arayashiki

According to our database¹, Yutaka Arayashiki authored at least 2 papers between 2010 and 2013.

Collaborative distances:

Dijkstra number² of six.
Erdős number³ of five.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Bibliography

2013

High-Bitrate-Measurement-System-Oriented Lower-Jitter 113-Gbit/s 2: 1 Multiplexer and 1: 2 Demultiplexer Modules Using 1-µm InP/InGaAs/InP Double Heterojunction Bipolar Transistors.

[BibT_eX]

[DOI]

IEICE Trans. Electron., 2013

2010

A 120-Gbit/s 1.27-W 520-mVpp 2: 1 Multiplexer IC Using Self-Aligned InP/InGaAs/InP DHBTs with Emitter Mesa Passivation.

[BibT_eX]

[DOI]

IEICE Trans. Electron., 2010

Yutaka Arayashiki

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...