Yun Wu

Orcid: 0000-0001-9332-2858

Affiliations:
  • Queen's University Belfast, UK
  • Heriot-Watt University, Edinburgh, UK (former)


According to our database1, Yun Wu authored at least 21 papers between 2011 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
2
1
2
1
1
1
2
2
1
2
2
3
1

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Sharper Bounds for Proximal Gradient Algorithms with Errors.
SIAM J. Optim., March, 2024

Reconfigurable FPGA-Based Solvers For Sparse Satellite Control.
CoRR, 2024

2023
A Low-Power Hardware-Friendly Optimisation Algorithm With Absolute Numerical Stability and Convergence Guarantees.
CoRR, 2023

2022
Efficient Reconfigurable Mixed Precision ℓ <sub>1</sub> Solver for Compressive Depth Reconstruction.
J. Signal Process. Syst., 2022

Energy Efficient Approximate 3D Image Reconstruction.
IEEE Trans. Emerg. Top. Comput., 2022

2021
Configurable Quasi-Optimal Sphere Decoding for Scalable MIMO Communications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021

Mixed Precision ℓ1 Solver for Compressive Depth Reconstruction: An ADMM Case Study.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2021

Energy-Efficient Adaptive Modulated Fixed-Complexity Sphere Decoder.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2021

2020
Programmable Dataflow Accelerators: A 5G OFDM Modulation/Demodulation Case Study.
Proceedings of the 2020 IEEE International Conference on Acoustics, 2020

Accelerated 3D Image Reconstruction for Resource Constrained Systems.
Proceedings of the 28th European Signal Processing Conference, 2020

2019
On Modified Squared Givens Rotations for Sphere Decoder Preprocessing.
Proceedings of the IEEE International Conference on Acoustics, 2019

2018
Architectural Synthesis of Multi-SIMD Dataflow Accelerators for FPGA.
IEEE Trans. Parallel Distributed Syst., 2018

2017
Bounded Selective Spanning With Extended Fast Enumeration for MIMO-OFDM Systems Detection.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

2016
Runtime support for adaptive power capping on heterogeneous SoCs.
Proceedings of the International Conference on Embedded Computer Systems: Architectures, 2016

FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG.
Proceedings of the Applied Reconfigurable Computing - 12th International Symposium, 2016

2014
FPGA-based Tabu search for detection in large-scale MIMO systems.
Proceedings of the 2014 IEEE Workshop on Signal Processing Systems, 2014

Power modelling and capping for heterogeneous ARM/FPGA SoCs.
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014

2013
Soft-core stream processing on FPGA: An FFT case study.
Proceedings of the IEEE International Conference on Acoustics, 2013

High performance real-time Pre-Processing for Fixed-Complexity Sphere Decoder.
Proceedings of the IEEE Global Conference on Signal and Information Processing, 2013

Software defined FFT architecture for IEEE 802.11ac.
Proceedings of the IEEE Global Conference on Signal and Information Processing, 2013

2011
A kernel interleaved scheduling method for streaming applications on soft-core vector processors.
Proceedings of the 2011 International Conference on Embedded Computer Systems: Architectures, 2011


  Loading...