Yuh-Kuang Tseng
According to our database1,
Yuh-Kuang Tseng
authored at least 7 papers
between 1994 and 2007.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2007
ESD protection design for Giga-Hz high-speed I/O interfaces in a 130-nm CMOS process.
Proceedings of the 2007 IEEE International SOC Conference, 2007
2006
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006
1999
A new true-single-phase-clocking BiCMOS dynamic pipelined logic family for high-speed, low-voltage pipelined system applications.
IEEE J. Solid State Circuits, 1999
1998
A 1.5-V differential cross-coupled bootstrapped BiCMOS logic for low-voltage applications.
IEEE J. Solid State Circuits, 1998
1996
Bipolar bootstrapped multi-emitter BiCMOS (B<sup>2</sup>M-BiCMOS) logic for low-voltage applications.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996
1994
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994