Yuanrui Zhang

Orcid: 0000-0002-0685-6905

According to our database1, Yuanrui Zhang authored at least 59 papers between 2005 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Specification and Verification of Multi-Clock Systems Using a Temporal Logic with Clock Constraints.
Formal Aspects Comput., June, 2024

A dynamic logic with branching modalities.
J. Log. Algebraic Methods Program., January, 2024

Parameterized Dynamic Logic - Towards A Cyclic Logical Framework for Program Verification via Operational Semantics.
CoRR, 2024

2023
Image Reflection on LLEE Charts - Another Proof for the Completeness of an Axiomatization of 1-Free Regular Expressions Modulo Bisimilarity.
CoRR, 2023

2022
A dynamic logic for verification of synchronous models based on theorem proving.
Frontiers Comput. Sci., 2022

2021
A clock-based dynamic logic for the verification of CCSL specifications in synchronous systems.
Sci. Comput. Program., 2021

A clock-based dynamic logic for schedulability analysis of CCSL specifications.
Sci. Comput. Program., 2021

A Dynamic Logic for Verification of Synchronous Models based on Theorem Proving.
CoRR, 2021

2020
A verification framework for spatio-temporal consistency language with CCSL as a specification language.
Frontiers Comput. Sci., 2020

2019
A Process Algebra With Qualitative Calculus for Modeling Spatio-Temporal Behaviour.
IEEE Access, 2019

A Logical Approach for the Schedulability Analysis of CCSL.
Proceedings of the 2019 International Symposium on Theoretical Aspects of Software Engineering, 2019

2018
Security Optimization of Exposure Region-Based Beamforming With a Uniform Circular Array.
IEEE Trans. Commun., 2018

Embedding CCSL into Dynamic Logic: A Logical Approach for the Verification of CCSL Specifications.
Proceedings of the Formal Techniques for Safety-Critical Systems, 2018

2017
Defining Spatial Secrecy Outage Probability for Exposure Region-Based Beamforming.
IEEE Trans. Wirel. Commun., 2017

2016
Defining Spatial Security Outage Probability for Exposure Region Based Beamforming.
CoRR, 2016

Wireless Security with Beamforming Technique.
CoRR, 2016

A UTP Refinement Model of the STeC Language.
Proceedings of the 2016 IEEE International Conference on Software Quality, 2016

A Self-Adaptive Traffic Light Control System Based on Speed of Vehicles.
Proceedings of the 2016 IEEE International Conference on Software Quality, 2016

PSTeC: A Location-Time Driven Modelling Formalism for Probabilistic Real-Time Systems.
Proceedings of the Measurement, Modelling and Evaluation of Dependable Computer and Communication Systems, 2016

On spatial security outage probability derivation of exposure region based beamforming with randomly located eavesdroppers.
Proceedings of the 51st Asilomar Conference on Signals, Systems, and Computers, 2016

2015
IOPro: a parallel I/O profiling and visualization framework for high-performance storage systems.
J. Supercomput., 2015

PSTEP - A Novel Probabilistic Event Processing Language for Uncertain Spatio-temporal Event Streams of Internet of Vehicles.
Proceedings of the 2015 IEEE International Conference on Software Quality, 2015

Optimizing off-chip accesses in multicores.
Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation, 2015

A Framework for Data-Driven Automata Design.
Proceedings of the Requirements Engineering in the Big Data Era, 2015

2014
Timed Automata Semantics of Spatial-Temporal Consistency Language STeC.
Proceedings of the 2014 Theoretical Aspects of Software Engineering Conference, 2014

A Hybrid Clock System Related to STeC Language.
Proceedings of the IEEE Eighth International Conference on Software Security and Reliability, 2014

Creating secure wireless regions using configurable beamforming.
Proceedings of the 25th IEEE Annual International Symposium on Personal, 2014

Investigation of secure wireless regions using configurable beamforming on WARP.
Proceedings of the 48th Asilomar Conference on Signals, Systems and Computers, 2014

2013
Compiler-directed file layout optimization for hierarchical storage systems.
Sci. Program., 2013

Locality-aware mapping and scheduling for multicores.
Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization, 2013

2012
Automatic Parallel Code Generation for NUFFT Data Translation on multicores.
J. Circuits Syst. Comput., 2012

A compiler framework for extracting superword level parallelism.
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2012

Algorithm for Communication Synchronization on Reconfigurable Processor Arrays with Faults.
Proceedings of the 26th IEEE International Parallel and Distributed Processing Symposium Workshops & PhD Forum, 2012

Software-Directed Data Access Scheduling for Reducing Disk Energy Consumption.
Proceedings of the 2012 IEEE 32nd International Conference on Distributed Computing Systems, 2012

A hybrid NoC design for cache coherence optimization for chip multiprocessors.
Proceedings of the 49th Annual Design Automation Conference 2012, 2012

Off-chip access localization for NoC-based multicores.
Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2012

2011
Accurate Area, Time and Power Models for FPGA-Based Implementations.
J. Signal Process. Syst., 2011

BrickX: building hybrid systems for recursive computations.
SIGMETRICS Perform. Evaluation Rev., 2011

Studying inter-core data reuse in multicores.
Proceedings of the SIGMETRICS 2011, 2011

A data layout optimization framework for NUCA-based multicores.
Proceedings of the 44rd Annual IEEE/ACM International Symposium on Microarchitecture, 2011

Optimizing data locality using array tiling.
Proceedings of the 2011 IEEE/ACM International Conference on Computer-Aided Design, 2011

Software-directed data access scheduling for reducing disk energy consumption.
Proceedings of the 20th ACM International Symposium on High Performance Distributed Computing, 2011

Bandwidth Constrained Coordinated HW/SW Prefetching for Multicores.
Proceedings of the Euro-Par 2011 Parallel Processing - 17th International Conference, 2011

Multilayer Cache Partitioning for Multiprogram Workloads.
Proceedings of the Euro-Par 2011 Parallel Processing - 17th International Conference, 2011

On-chip cache hierarchy-aware tile scheduling for multicore machines.
Proceedings of the CGO 2011, 2011

Neighborhood-aware data locality optimization for NoC-based multicores.
Proceedings of the CGO 2011, 2011

Optimizing Data Layouts for Parallel Computation on Multicores.
Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, 2011

2010
Automated Tracing of I/O Stack.
Proceedings of the Recent Advances in the Message Passing Interface, 2010

Cache topology aware computation mapping for multicores.
Proceedings of the 2010 ACM SIGPLAN Conference on Programming Language Design and Implementation, 2010

Accelerating Reconfiguration for Degradable Mesh-Connected Processor Arrays.
Proceedings of the Third International Symposium on Parallel Architectures, 2010

Scalable Parallelization Strategies to Accelerate NuFFT Data Translation on Multicores.
Proceedings of the Euro-Par 2010 - Parallel Processing, 16th International Euro-Par Conference, Ischia, Italy, August 31, 2010

A special-purpose compiler for look-up table and code generation for function evaluation.
Proceedings of the Design, Automation and Test in Europe, 2010

2009
A hardware-software codesign strategy for Loop intensive applications.
Proceedings of the IEEE 7th Symposium on Application Specific Processors, 2009

Optimizing shared cache behavior of chip multiprocessors.
Proceedings of the 42st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42 2009), 2009

Exploring parallelization strategies for NUFFT data translation.
Proceedings of the 9th ACM & IEEE International conference on Embedded software, 2009

Adaptive prefetching for shared cache based chip multiprocessors.
Proceedings of the Design, Automation and Test in Europe, 2009

Slicing based code parallelization for minimizing inter-processor communication.
Proceedings of the 2009 International Conference on Compilers, 2009

Topology-Aware I/O Caching for Shared Storage Systems.
Proceedings of the 22nd International Conference on Parallel and Distributed Computing and Communication Systems, 2009

2005
BluePower - A New Distributed Multihop Scatternet Formation Protocol for Bluetooth Networks.
Proceedings of the 34th International Conference on Parallel Processing (ICPP 2005), 2005


  Loading...