Yuan Du
Orcid: 0000-0002-5316-619X
According to our database1,
Yuan Du
authored at least 103 papers
between 2010 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
An Offset-Cancellation Technique Using Charge-Trap Transistors and Asynchronous Programming Scheme.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2024
An 11T1C Bit-Level-Sparsity-Aware Computing- in-Memory Macro With Adaptive Conversion Time and Computation Voltage.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2024
An Efficient Two-Stage Pipelined Compute-in-Memory Macro for Accelerating Transformer Feed-Forward Networks.
IEEE Trans. Very Large Scale Integr. Syst., October, 2024
Privacy-Preserving Combined Heat and Power Dispatch Based on Information Masking Mechanism: A Decentralized Perspective.
IEEE Trans. Smart Grid, September, 2024
A Compilation Framework for SRAM Computing-in-Memory Systems With Optimized Weight Mapping and Error Correction.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., August, 2024
GroupQ: Group-Wise Quantization With Multi-Objective Optimization for CNN Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., July, 2024
An Energy-Efficient Spiking Neural Network Accelerator Based on Spatio-Temporal Redundancy Reduction.
IEEE Trans. Very Large Scale Integr. Syst., April, 2024
Low-Latency PAE: Permutation-Based Address Encryption Hardware Engine for IoT Real-Time Memory Protection.
IEEE Internet Things J., April, 2024
IEEE Trans. Circuits Syst. I Regul. Pap., February, 2024
BEV-LGKD: A Unified LiDAR-Guided Knowledge Distillation Framework for Multi-View BEV 3D Object Detection.
IEEE Trans. Intell. Veh., January, 2024
AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting.
CoRR, 2024
CoRR, 2024
Decomposing the Neurons: Activation Sparsity via Mixture of Experts for Continual Test Time Adaptation.
CoRR, 2024
CoRR, 2024
VeCAF: VLM-empowered Collaborative Active Finetuning with Training Objective Awareness.
CoRR, 2024
VeCAF: Vision-language Collaborative Active Finetuning with Training Objective Awareness.
Proceedings of the 32nd ACM International Conference on Multimedia, MM 2024, Melbourne, VIC, Australia, 28 October 2024, 2024
Optoelectronic Computing Evaluation and Deployment Platform Based on a 256-MAC Silicon Photonic Chip.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
Proceedings of the Forty-first International Conference on Machine Learning, 2024
AICAS Grand Challenge 2024: Software and Hardware Co-optimization for General Large Language Model Inference on CPU.
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
A CNN-based One-shot Blind RX-side-only Equalization Scheme for High-speed SerDes links.
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
An Area-Efficient CNN Accelerator Supporting Global Average Pooling with Arbitrary Shapes.
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
Efficient Deweahter Mixture-of-Experts with Uncertainty-Aware Feature-Wise Linear Modulation.
Proceedings of the Thirty-Eighth AAAI Conference on Artificial Intelligence, 2024
2023
SSM-CIM: An Efficient CIM Macro Featuring Single-Step Multi-bit MAC Computation for CNN Edge Inference.
IEEE Trans. Circuits Syst. I Regul. Pap., November, 2023
Design of All-Digital Two Phase Ping-Pong Switched Capacitor Voltage Doubler Power Converter.
IEEE Trans. Circuits Syst. II Express Briefs, October, 2023
An Efficient CNN Inference Accelerator Based on Intra- and Inter-Channel Feature Map Compression.
IEEE Trans. Circuits Syst. I Regul. Pap., September, 2023
QPA: A Quantization-Aware Piecewise Polynomial Approximation Methodology for Hardware-Efficient Implementations.
IEEE Trans. Very Large Scale Integr. Syst., 2023
Progressive Classifier Mechanism for Bridge Expansion Joint Health Status Monitoring System Based on Acoustic Sensors.
Sensors, 2023
A 0.90-Tb/s/in 1.29-pJ/b Wireline Transceiver With Single-Ended Crosstalk Cancellation Coding Scheme for High-Density Interconnects.
IEEE J. Solid State Circuits, 2023
Efficient Deweather Mixture-of-Experts with Uncertainty-aware Feature-wise Linear Modulation.
CoRR, 2023
Unimodal Training-Multimodal Prediction: Cross-modal Federated Learning with Hierarchical Aggregation.
CoRR, 2023
Characterization of Charge-Trap-Transistor (CTT) Threshold Voltage Degradation and Differential-Pair-Based Memory Design.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023
Graph Neural Network Assisted S-Parameter Inference and Control-Word Generation of Terahertz Reconfigurable Intelligent Surface.
Proceedings of the IEEE International Conference on Integrated Circuits, 2023
Proceedings of the IEEE International Conference on Image Processing, 2023
QD-BEV : Quantization-aware View-guided Distillation for Multi-view 3D Object Detection.
Proceedings of the IEEE/CVF International Conference on Computer Vision, 2023
Proceedings of the 15th IEEE International Conference on ASIC, 2023
Memory-Efficient Compression Based on Least-Squares Fitting in Convolutional Neural Network Accelerators.
Proceedings of the 15th IEEE International Conference on ASIC, 2023
A Non-Centralized Routing Scheme with Phase-Caching CDR for Nanosecond-Level Optical Switching Systems.
Proceedings of the 15th IEEE International Conference on ASIC, 2023
Proceedings of the 15th IEEE International Conference on ASIC, 2023
An Efficient Design Framework for 2×2 CNN Accelerator Chiplet Cluster with SerDes Interconnects.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
Grand Challenge on Software and Hardware Co-Optimization for E-Commerce Recommendation System.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
A Column-Parallel Time-Interleaved SAR/SS ADC for Computing in Memory with 2-8bit Reconfigurable Resolution.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
Live Demonstration: An Efficient Neural Network Processor with Reduced Data Transmission and On-chip Shortcut Mapping.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023
2022
IEEE Trans. Very Large Scale Integr. Syst., 2022
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
A Low-Power High-Accuracy Urban Waterlogging Depth Sensor Based on Millimeter-Wave FMCW Radar.
Sensors, 2022
A Contactless Glucose Solution Concentration Measurement System Based on Improved High Accurate FMCW Radar Algorithm.
Sensors, 2022
Remote. Sens., 2022
CoRR, 2022
A Reconfigurable Design of Flexible-arbitrated Crossbar Interconnects in Multi-core SoC system.
Proceedings of the 15th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2022
SVR: A Shard-aware Vertex Reordering Method for Efficient GNN Execution and Memory Access.
Proceedings of the 19th International SoC Design Conference, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Deep Neural Network Interlayer Feature Map Compression Based on Least-Squares Fitting.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
A 3-8bit Reconfigurable Hybrid ADC Architecture with Successive-approximation and Single-slope Stages for Computing in Memory.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the 2022 International Conference on Robotics and Automation, 2022
2021
Database J. Biol. Databases Curation, 2021
Proceedings of the 18th International SoC Design Conference, 2021
LSMQ: A Layer-Wise Sensitivity-Based Mixed-Precision Quantization Method for Bit-Flexible CNN Accelerator.
Proceedings of the 18th International SoC Design Conference, 2021
A DNN Optimization Framework with Unlabeled Data for Efficient and Accurate Reconfigurable Hardware Inference.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Proceedings of the 3rd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2021
2020
A Reconfigurable 64-Dimension K-Means Clustering Accelerator With Adaptive Overflow Control.
IEEE Trans. Circuits Syst. II Express Briefs, 2020
Asynchronous RTK Method for Detecting the Stability of the Reference Station in GNSS Deformation Monitoring.
Sensors, 2020
Proceedings of the IEEE Symposium on VLSI Circuits, 2020
A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security.
Proceedings of the 33rd IEEE International System-on-Chip Conference, 2020
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020
An 8.3% Efficiency 96-134 GHz CMOS Frequency Doubler Using Distributed Amplifier and Nonlinear Transmission Line.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2020
2019
An Analog Neural Network Computing Engine Using CMOS-Compatible Charge-Trap-Transistor (CTT).
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
Sensors, 2019
A Millimeter-Wave CMOS Transceiver With Digitally Pre-Distorted PAM-4 Modulation for Contactless Communications.
IEEE J. Solid State Circuits, 2019
A 7.5-mW 10-Gb/s 16-QAM wireline transceiver with carrier synchronization and threshold calibration for mobile inter-chip communications in 16-nm FinFET.
Proceedings of the 13th IEEE/ACM International Symposium on Networks-on-Chip, 2019
2018
A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
A New Azimuth-Dependent Elevation Weight (ADEW) Model for Real-Time Deformation Monitoring in Complex Environment by Multi-GNSS.
Sensors, 2018
A 20Gb/s 79.5mW 127GHz CMOS transceiver with digitally pre-distorted PAM-4 modulation for contactless communications.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
A fully integrated 28nm CMOS dual source adaptive thermoelectric and RF energy harvesting circuit with 110mv startup voltage.
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018
2017
An R2R-DAC-Based Architecture for Equalization-Equipped Voltage-Mode PAM-4 Wireline Transmitter Design.
IEEE Trans. Very Large Scale Integr. Syst., 2017
IEEE Trans. Circuits Syst. II Express Briefs, 2017
IEEE Trans. Computers, 2017
A 16-Gb/s 14.7-mW Tri-Band Cognitive Serial Link Transmitter With Forwarded Clock to Enable PAM-16/256-QAM and Channel Response Detection.
IEEE J. Solid State Circuits, 2017
Erratum: CAM-based retention-aware DRAM (CRA-DRAM) for refresh power reduction [IEICE Electronics Express Vol. 14 (2017) No. 10 pp. 20170053].
IEICE Electron. Express, 2017
IEICE Electron. Express, 2017
Logic area reduction using the deep trench isolation technique based on 40 nm embedded PCM process.
IEICE Electron. Express, 2017
IEICE Electron. Express, 2017
A Memristive Neural Network Computing Engine using CMOS-Compatible Charge-Trap-Transistor (CTT).
CoRR, 2017
A Streaming Accelerator for Deep Convolutional Neural Networks with Image and Feature Decomposition for Resource-limited System Applications.
CoRR, 2017
A Reconfigurable Streaming Deep Convolutional Neural Network Accelerator for Internet of Things.
CoRR, 2017
2016
PhD thesis, 2016
IEEE J. Solid State Circuits, 2016
A 16Gb/s 14.7mW tri-band cognitive serial link transmitter with forwarded clock to enable PAM-16 / 256-QAM and channel response detection in 28 nm CMOS.
Proceedings of the 2016 IEEE Symposium on VLSI Circuits, 2016
10.2 A 38mW 40Gb/s 4-lane tri-band PAM-4 / 16-QAM transceiver in 28nm CMOS for high-speed Memory interface.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
2015
A 5.4-mW 4-Gb/s 5-band QPSK transceiver for frequency-division multiplexing memory interface.
Proceedings of the 2015 IEEE Custom Integrated Circuits Conference, 2015
2014
Proceedings of the SIGDIAL 2014 Conference, 2014
2013
IEEE Trans. Parallel Distributed Syst., 2013
ConSub: Incentive-Based Content Subscribing in Selfish Opportunistic Mobile Networks.
IEEE J. Sel. Areas Commun., 2013
2011
IEEE Trans. Veh. Technol., 2011
Proceedings of the 2011 IEEE Wireless Communications and Networking Conference, 2011
Proceedings of the 11th ACM SIGCOMM Internet Measurement Conference, 2011
Proceedings of the UbiComp 2011: Ubiquitous Computing, 13th International Conference, 2011
2010
Proceedings of the IEEE 7th International Conference on Mobile Adhoc and Sensor Systems, 2010