Yu-Hsuan Lee
Orcid: 0000-0002-6261-4433
According to our database1,
Yu-Hsuan Lee
authored at least 32 papers
between 2006 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Low Complexity Continuous Rain Density Estimation Using RISTA Technique for Single Image Rain Streak Removal.
Proceedings of the International Conference on Consumer Electronics - Taiwan, 2024
2023
Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023
Proceedings of the Human-Computer Interaction, 2023
2022
Model of the LOS Probability for the UAV Channel and Its Application for Environment Awareness.
IEICE Trans. Commun., August, 2022
A Design of 12.8-Gpixels/s Hardware-Efficient Lossless Embedded Compression Engine for Video Coding Applications.
IEEE Trans. Very Large Scale Integr. Syst., 2022
Down-Sampling Dark Channel Prior of Airlight Estimation for Low Complexity Image Dehazing Chip Design.
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022
2021
IEEE Trans. Very Large Scale Integr. Syst., 2021
IEEE Trans. Circuits Syst. Video Technol., 2021
Algorithm and VLSI Architecture Designs of a Lossless Embedded Compression Encoder for HD Video Coding Systems.
J. Circuits Syst. Comput., 2021
Lossless Image/Video Embedded Compression for Memory Bandwidth Saving of AI Applications.
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021
2020
Correction to: the Video Spatial Error Concealment Algorithm Using Separately-Directional Interpolation Technique.
J. Signal Process. Syst., 2020
Correction to: Joint Motion Compensation and MC-Reused Spatial Error Concealment on Hardware Architecture Design.
J. Signal Process. Syst., 2020
Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020
2019
IEEE Trans. Circuits Syst. Video Technol., 2019
2018
Algorithm and Architecture Design of a Hardware-Efficient Frame Rate Upconversion Engine.
IEEE Trans. Very Large Scale Integr. Syst., 2018
2017
The Video Spatial Error Concealment Algorithm Using Separately-Directional Interpolation Technique.
J. Signal Process. Syst., 2017
Joint Motion Compensation and MC-Reused Spatial Error Concealment on Hardware Architecture Design.
J. Signal Process. Syst., 2017
Design and Implementation of Operation-Reduced LDPC Decoder Based on a Check Node Stopping Scheme.
J. Circuits Syst. Comput., 2017
2016
Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2016
2015
VLSI Design of FM0/Manchester Encoder with Reuse-Oriented Boolean Simplification Technique for DSRC Applications.
J. Signal Process. Syst., 2015
Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications.
IEEE Trans. Very Large Scale Integr. Syst., 2015
2014
Design of VLSI Architecture of Autocorrelation-Based Lossless Recompression Engine for Memory-Efficient Video Coding Systems.
Circuits Syst. Signal Process., 2014
2012
Video Error Concealment Using Progressive Block Matching Algorithm with Euclidean Distance.
Proceedings of the Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, 2012
Autocorrelation-based Frame Lossless Recompression Algorithm for Memory-Efficient Video Coding System.
Proceedings of the Eighth International Conference on Intelligent Information Hiding and Multimedia Signal Processing, 2012
The Effect of Utilizing the Learning Skill of Highlighting and Constructing a Map in a Networked Hyperlink Condition on Learning Performance.
Proceedings of the 12th IEEE International Conference on Advanced Learning Technologies, 2012
2010
Design and Analysis of High-Throughput Lossless Image Compression Engine Using VLSI-Oriented FELICS Algorithm.
IEEE Trans. Very Large Scale Integr. Syst., 2010
A 6.4 Gbit/s Embedded Compression Codec for Memory-Efficient Applications on Advanced-HD Specification.
IEEE Trans. Circuits Syst. Video Technol., 2010
A bandwidth-efficient embedded compression algorithm using two-level rate control scheme for video coding system.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
2009
Proceedings of the 2009 IEEE International Conference on Multimedia and Expo, 2009
2008
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008
2006
Eur. J. Oper. Res., 2006