Youngsun Han

Orcid: 0000-0001-7712-2514

According to our database1, Youngsun Han authored at least 33 papers between 2004 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A Federated Learning Approach for Efficient Anomaly Detection in Electric Power Steering Systems.
IEEE Access, 2024

Quantum Autoencoder for Enhanced Fraud Detection in Imbalanced Credit Card Dataset.
IEEE Access, 2024

2023
Leveraging Knapsack QAOA Approach for Optimal Electric Vehicle Charging.
IEEE Access, 2023

Preliminary Study on Reducing Memory Overhead in Accelerating Quantum Computer Simulations Using PIM Technology.
Proceedings of the 20th International SoC Design Conference, 2023

2022
A Deep Learning Approach to Detect Anomalies in an Electric Power Steering System.
Sensors, 2022

How to Solve Combinatorial Optimization Problems Using Real Quantum Machines: A Recent Survey.
IEEE Access, 2022

2021
Resource-Optimized Design of Bit-Shuffle Block Coding for MIMO-VLC.
IEEE Access, 2021

2020
A Novel ReRAM-Based Architecture of Field Sequential Color Driver for High-Resolution LCoS Displays.
IEEE Access, 2020

2019
Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory Management.
ACM Trans. Design Autom. Electr. Syst., 2019

Design and Implementation of Display Stream Compression Decoder With Line Buffer Optimization.
IEEE Trans. Consumer Electron., 2019

Epsim: A Scalable and Parallel Marssx86 Simulator With Exploiting Epoch-Based Execution.
IEEE Access, 2019

Bit-Shuffle Coding for Flicker Mitigation in Visible Light Communication.
IEEE Access, 2019

2018
Recovering from Biased Distribution of Faulty Cells in Memory by Reorganizing Replacement Regions through Universal Hashing.
ACM Trans. Design Autom. Electr. Syst., 2018

Energy-Efficient DRAM Selective Refresh Technique with Page Residence in a Memory Hierarchy of Hardware-Managed TLB.
IEICE Trans. Electron., 2018

A novel secure simple Bluetooth pairing using physical vibration.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

2017
Content-Aware Bit Shuffling for Maximizing PCM Endurance.
ACM Trans. Design Autom. Electr. Syst., 2017

A 1.3 V input fast-transient-response time digital low-dropout regulator with a VSSa generator for DVFS system.
IEICE Electron. Express, 2017

P-DRAMSim2: Exploiting thread-level parallelism in DRAMSim2.
IEICE Electron. Express, 2017

Erratum: Sub-1 V <i>V</i>-<i>I</i> converter-based voltage-controlled oscillator with a linear gain characteristic [IEICE Electronics Express Vol. 14 (2017) No. 15 pp. 20170610].
IEICE Electron. Express, 2017

Sub-1 V <i>V</i>-<i>I</i> converter-based voltage-controlled oscillator with a linear gain characteristic.
IEICE Electron. Express, 2017

A decoupled bit shifting technique using data encoding/decoding for DRAM redundancy repair.
IEICE Electron. Express, 2017

2016
JavaScript Parallelizing Compiler for Exploiting Parallelism from Data-Parallel HTML5 Applications.
ACM Trans. Archit. Code Optim., 2016

High-throughput low-area design of AES using constant binary matrix-vector multiplication.
Microprocess. Microsystems, 2016

2015
O2WebCL: an automatic OpenCL-to-WebCL translator for high performance web computing.
J. Supercomput., 2015

2014
Web-based image processing using JavaScript and WebCL.
Proceedings of the IEEE International Conference on Consumer Electronics, 2014

2012
Resource Efficient Implementation of Low Power MB-OFDM PHY Baseband Modem With Highly Parallel Architecture.
IEEE Trans. Very Large Scale Integr. Syst., 2012

2010
A Novel Architecture for Block Interleaving Algorithm in MB-OFDM Using Mixed Radix System.
IEEE Trans. Very Large Scale Integr. Syst., 2010

2008
A Reconfigurable Processor Infrastructure for Accelerating Java Applications.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

2007
A Dataflow Analysis for Mode Set Optimization in DSP Instruction Sets.
Proceedings of the Seventh International Conference on Computer and Information Technology (CIT 2007), 2007

2006
Jaguar: a compiler infrastructure for Java reconfigurable computing.
Proceedings of the ACM/SIGDA 14th International Symposium on Field Programmable Gate Arrays, 2006

Code Generation and Optimization for Java-to-C Compilers.
Proceedings of the Emerging Directions in Embedded and Ubiquitous Computing, 2006

2005
Jaguar: A Compiler Infrastructure for Java Reconfigurable Computing.
Proceedings of the Embedded Software and Systems, Second International Conference, 2005

2004
Implementation of the Software Distributed Shared-Memory System on the InfiniBand.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2004


  Loading...