Young-Jae Cho
According to our database1,
Young-Jae Cho
authored at least 15 papers
between 2004 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
A 12-bit 10GS/s 16-Channel Time-Interleaved ADC with a Digital Processing Timing-Skew Background Calibration in 5nm FinFET.
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
2021
An Input-buffer Embedding Dual-residue Pipelined-SAR ADC with Nonbinary Capacitive Interpolation.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021
2013
Proceedings of the SemProM, 2013
2007
A 10 b 200 MS/s 1.8 mm<sup>2</sup> 83 mW 0.13µm CMOS ADC Based on Highly Linear Integrated Capacitors.
IEICE Trans. Electron., 2007
2006
A 10b 100 MS/s 1.4 mm<sup>2</sup>56 mW 0.18 µm CMOS A/D Converter with 3-D Fully Symmetrical Capacitors.
IEICE Trans. Electron., 2006
An Embedded 8b 240 MS/s 1.36 mm<sup>2</sup> 104 mW 0.18 µCMOS ADC for DVDs with Dual-Mode Inputs.
IEICE Trans. Electron., 2006
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2006, 2006
2005
An 11b 70-MHz 1.2-mm<sup>2</sup> 49-mW 0.18-μm CMOS ADC with on-chip current/voltage references.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005
An 8b 220 MS/s 0.25 µm CMOS Pipeline ADC with On-Chip RC-Filter Based Voltage References.
IEICE Trans. Electron., 2005
An 8b 240 MS/s 1.36 mm<sup>2</sup> 104 mW 0.18 um CMOS ADC for DVDs with dual-mode inputs.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005
2004
IEEE J. Solid State Circuits, 2004