Yosuke Ueno
Orcid: 0000-0002-0402-9914
According to our database1,
Yosuke Ueno
authored at least 11 papers
between 2016 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
CoRR, 2024
IEEE Comput. Archit. Lett., 2024
2023
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
WIT-Greedy: Hardware System Design of Weighted ITerative Greedy Decoder for Surface Code.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023
2022
CoRR, 2022
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022
2021
Proceedings of the IEEE International Conference on Intelligence and Safety for Robotics, 2021
QECOOL: On-Line Quantum Error Correction with a Superconducting Decoder for Surface Code.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021
2016
A 12 Gb/s 0.9 mW/Gb/s Wide-Bandwidth Injection-Type CDR in 28 nm CMOS With Reference-Free Frequency Capture.
IEEE J. Solid State Circuits, 2016
10.4 A 12Gb/s 0.9mW/Gb/s wide-bandwidth injection-type CDR in 28nm CMOS with reference-free frequency capture.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016