Yiming Li

Orcid: 0000-0001-7374-0964

Affiliations:
  • National Chiao Tung University, Department of Electrical and Computer Engineering, Hsinchu, Taiwan


According to our database1, Yiming Li authored at least 56 papers between 2002 and 2023.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Application of long short-term memory modeling technique to predict process variation effects of stacked gate-all-around Si nanosheet complementary-field effect transistors.
Comput. Electr. Eng., January, 2023

Exploring the Performance of 3-D Nanosheet FET in Inversion and Junctionless Modes: Device and Circuit-Level Analysis and Comparison.
IEEE Access, 2023

A Hybrid 1D-CNN-LSTM Technique for WKF-Induced Variability of Multi-Channel GAA NS- and NF-FETs.
IEEE Access, 2023

Intrinsic Parameter Fluctuation and Process Variation Effect of Vertically Stacked Silicon Nanosheet Complementary Field-Effect Transistors.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

2022
Transfer learning approach to analyzing the work function fluctuation of gate-all-around silicon nanofin field-effect transistors.
Comput. Electr. Eng., 2022

A Machine Learning Approach to Modeling Intrinsic Parameter Fluctuation of Gate-All-Around Si Nanosheet MOSFETs.
IEEE Access, 2022

Device-Simulation-Based Machine Learning Technique for the Characteristic of Line Tunnel Field-Effect Transistors.
IEEE Access, 2022

Model Auto Extraction for Gate-All-Around Silicon Nanowire MOSFETs Using A Decomposition-Based Many-Objective Evolutionary Algorithm.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022

A Unified Statistical Analysis of Comprehensive Fluctuations of Gate-All-Around Silicon Nanosheet MOSFETs Induced by RDF, ITF, and WKF Simultaneously.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022

Machine Learning Approach to Characteristic Fluctuation of Bulk FinFETs Induced by Random Interface Traps.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022

2021
A Nanosized-Metal-Grain Pattern-Dependent Threshold Voltage Model for the Work Function Fluctuation of GAA Si NW MOSFETs.
IEEE Access, 2021

Deep Learning Algorithms for the Work Function Fluctuation of Random Nanosized Metal Grains on Gate-All-Around Silicon Nanowire MOSFETs.
IEEE Access, 2021

2020
Influence of Fringing-Field on DC/AC Characteristics of Si₁₋ₓGeₓ Based Multi-Channel Tunnel FETs.
IEEE Access, 2020

2015
Electrical characteristic and power consumption fluctuations of trapezoidal bulk FinFET devices and circuits induced by random line edge roughness.
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015

2013
Preface.
Math. Comput. Model., 2013

Geometric programming approach to doping profile design optimization of metal-oxide-semiconductor devices.
Math. Comput. Model., 2013

Computer simulation of electron energy state spin-splitting in nanoscale InAs/GaAs semiconductor quantum rings.
Math. Comput. Model., 2013

Multiband treatment of quantum transport in anisotropic semiconductors: Non-equilibrium Green's function.
Math. Comput. Model., 2013

2010
Device and circuit level suppression techniques for random-dopant-induced static noise margin fluctuation in 16-nm-gate SRAM cell.
Microelectron. Reliab., 2010

Statistical variability in FinFET devices with intrinsic parameter fluctuations.
Microelectron. Reliab., 2010

The impact of high-frequency characteristics induced by intrinsic parameter fluctuations in nano-MOSFET device and circuit.
Microelectron. Reliab., 2010

Preface.
Math. Comput. Model., 2010

Simulation-based evolutionary method in antenna design optimization.
Math. Comput. Model., 2010

Monotone iterative method for numerical solution of nonlinear ODEs in MOSFET RF circuit simulation.
Math. Comput. Model., 2010

Temperature-aware floorplanning via geometric programming.
Math. Comput. Model., 2010

A growth model for marketing evolution of multi-generation NAND flash memory.
Int. J. Comput. Sci. Eng., 2010

Forecasting global adoption of crystal display televisions with modified product diffusion model.
Comput. Ind. Eng., 2010

2009
Discrete-Dopant-Induced Timing Fluctuation and Suppression in Nanoscale CMOS Circuit.
IEEE Trans. Circuits Syst. II Express Briefs, 2009

2008
Electronic design automation using a unified optimization framework.
Math. Comput. Simul., 2008

Design optimization of a current mirror amplifier integrated circuit using a computational statistics technique.
Math. Comput. Simul., 2008

Preface.
Math. Comput. Simul., 2008

Parallel solution of large-scale eigenvalue problem for master equation in protein folding dynamics.
J. Parallel Distributed Comput., 2008

Large-scale atomistic approach to random-dopant-induced characteristic variability in nanoscale CMOS digital and high-frequency integrated circuits.
Proceedings of the 2008 International Conference on Computer-Aided Design, 2008

2007
Analytical solution of nonlinear Poisson equation for symmetric double-gate metal-oxide-semiconductor field effect transistors.
Math. Comput. Model., 2007

A floating gate design for electrostatic discharge protection circuits.
Integr., 2007

A two-dimensional thin-film transistor simulation using adaptive computing technique.
Appl. Math. Comput., 2007

An Efficient Near-ML Algorithm with SQRD for Wireless MIMO Communications in Metro Transportation Systems.
Proceedings of the IEEE Intelligent Transportation Systems Conference, 2007

A Simulation-Based Hybrid Optimization Technique for Low Noise Amplifier Design Automation.
Proceedings of the Computational Science - ICCS 2007, 7th International Conference, Beijing, China, May 27, 2007

Numerical Simulation of Static Noise Margin for a Six-Transistor Static Random Access Memory Cell with 32nm Fin-Typed Field Effect Transistors.
Proceedings of the Computational Science - ICCS 2007, 7th International Conference, Beijing, China, May 27, 2007

2006
A drain-current model for DG PMOSFETs with fabricated 35 nm device comparison.
Int. J. Comput. Sci. Eng., 2006

Numerical solutions of a master equation for protein folding kinetics.
Int. J. Bioinform. Res. Appl., 2006

A Distributed Simulation-Based Computational Intelligence Algorithm for Nanoscale Semiconductor Device Inverse Problem.
Proceedings of the Frontiers of High Performance Computing and Networking, 2006

Lattice Properties of Two-Dimensional Charge-Stabilized Colloidal Crystals.
Proceedings of the Computational Science, 2006

A unified optimization framework for microelectronics industry.
Proceedings of the Genetic and Evolutionary Computation Conference, 2006

Electrical Characteristic Fluctuations in Sub-45nm CMOS Devices.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

Parallel Numerical Solution to Large-Scale Eigenvalue Problem in Master Equation of Protein Folding Kinetics.
Proceedings of the 20th International Conference on Advanced Information Networking and Applications (AINA 2006), 2006

2005
A numerical iterative method for solving Schrödinger and Poisson equations in nanoscale single, double and surrounding gate metal-oxide-semiconductor structures.
Comput. Phys. Commun., 2005

A Pattern-Based Domain Partition Approach to Parallel Optical Proximity Correction in VLSI Designs.
Proceedings of the 19th International Parallel and Distributed Processing Symposium (IPDPS 2005), 2005

Numerical Simulation of Self-heating InGaP/GaAs Heterojunction Bipolar Transistors.
Proceedings of the Computational Science, 2005

Adaptive Finite Volume Simulation of Electrical Characteristics of Organic Light Emitting Diodes.
Proceedings of the Computational Science, 2005

Parallelization of Multiple Genome Alignment.
Proceedings of the High Performance Computing and Communications, 2005

Application of Parallel Adaptive Computing Technique to Polysilicon Thin-Film Transistor Simulation.
Proceedings of the High Performance Computing and Communications, 2005

2004
A Two-Dimensional Quantum Transport Simulation of Nanoscale Double-Gate MOSFETs Using Parallel Adaptive Technique.
IEICE Trans. Inf. Syst., 2004

2003
A novel parallel adaptive Monte Carlo method for nonlinear Poisson equation in semiconductor devices.
Math. Comput. Simul., 2003

Intelligent Device Parameter Extraction for Nanoscale MOSFETs Era.
Proceedings of the International Conference on VLSI, 2003

2002
A Practical Implementation of Parallel Dynamic Load Balancing for Adaptive Computing in VLSI Device Simulation.
Eng. Comput., 2002


  Loading...