Yikun Jiang

Orcid: 0000-0001-8191-3343

According to our database1, Yikun Jiang authored at least 11 papers between 2014 and 2025.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

2014
2016
2018
2020
2022
2024
0
1
2
3
1
1
1
1
1
1
1
1
1
1
1

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
Toward Semantically-Consistent Deformable 2D-3D Registration for 3D Craniofacial Structure Estimation From a Single-View Lateral Cephalometric Radiograph.
IEEE Trans. Medical Imaging, February, 2025

2024
D-LLM: A Token Adaptive Computing Resource Allocation Strategy for Large Language Models.
Proceedings of the Advances in Neural Information Processing Systems 38: Annual Conference on Neural Information Processing Systems 2024, 2024

2023
Spatially-Consistent Implicit Volumetric Function for Uni- and Bi-Planar X-Ray-Based Computed Tomography Reconstruction.
Proceedings of the 20th IEEE International Symposium on Biomedical Imaging, 2023

2022
Craniofacial Volumetric Image Estimation From a Lateral Cephalogram Using Cross-Dimensional Discrete Embedding Mapping.
IEEE Trans. Computational Imaging, 2022

2021
Highly Stabilized Brillouin Random Fiber Laser Based on Self-inscribed Dynamic Fiber Grating.
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2021

2020
3D Volume Reconstruction from Single Lateral X-Ray Image via Cross-Modal Discrete Embedding Transition.
Proceedings of the Machine Learning in Medical Imaging - 11th International Workshop, 2020

2018
Detecting Authentication-Bypass Flaws in a Large Scale of IoT Embedded Web Servers.
Proceedings of the 8th International Conference on Communication and Network Security, 2018

2017
Hardware design of parallel switch setting algorithm for Benes networks.
Int. J. High Perform. Syst. Archit., 2017

Vulnerability Detection in IoT Firmware: A Survey.
Proceedings of the 23rd IEEE International Conference on Parallel and Distributed Systems, 2017

2016
Circuit design of Clos-based on-chip interconnection networks.
Microprocess. Microsystems, 2016

2014
On circuit design of on-chip non-blocking interconnection networks.
Proceedings of the 27th IEEE International System-on-Chip Conference, 2014


  Loading...