Yicheng Lu
According to our database1,
Yicheng Lu
authored at least 14 papers
between 1995 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Automated Data Management and Learning-Based Scheduling for Ray-Based Hybrid HPC-Cloud Systems.
Proceedings of the Euro-Par 2024: Parallel Processing, 2024
Efficient Spectral-Aware Power Supply Noise Analysis for Low-Power Design Verification.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Machine Learning and GPU Accelerated Sparse Linear Solvers for Transistor-Level Circuit Simulation: A Perspective Survey (Invited Paper).
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024
2023
CoRR, 2023
2022
DIP-MOEA: a double-grid interactive preference based multi-objective evolutionary algorithm for formalizing preferences of decision makers.
Frontiers Inf. Technol. Electron. Eng., 2022
A 28nm, 4.69TOPS/W Training, 2.34µJ/lmage Inference, on-chip Training Accelerator with Inference-compatible Back Propagation.
Proceedings of the 2022 IEEE International Conference on Integrated Circuits, 2022
Verified programs can party: optimizing kernel extensions via post-verification merging.
Proceedings of the EuroSys '22: Seventeenth European Conference on Computer Systems, Rennes, France, April 5, 2022
2021
World Wide Web, 2021
A 510-nW Wake-Up Keyword-Spotting Chip Using Serial-FFT-Based MFCC and Binarized Depthwise Separable CNN in 28-nm CMOS.
IEEE J. Solid State Circuits, 2021
AAD-KWS: a sub-$\mu\mathrm{W}$ keyword spotting chip with a zero-cost, acoustic activity detector from a 170nW MFCC feature extractor in 28nm CMOS.
Proceedings of the 51st IEEE European Solid-State Device Research Conference, 2021
AAD-KWS: a sub-µW keyword spotting chip with a zero-cost, acoustic activity detector from a 170nW MFCC feature extractor in 28nm CMOS.
Proceedings of the 47th ESSCIRC 2021, 2021
2020
14.1 A 510nW 0.41V Low-Memory Low-Computation Keyword-Spotting Chip Using Serial FFT-Based MFCC and Binarized Depthwise Separable Convolutional Neural Network in 28nm CMOS.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
2019
A Depthwise Separable Convolution Neural Network for Small-footprint Keyword Spotting Using Approximate MAC Unit and Streaming Convolution Reuse.
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019
1995
IEEE Trans. Circuits Syst. Video Technol., 1995