Yibo Fan

Orcid: 0000-0003-2523-8261

According to our database1, Yibo Fan authored at least 157 papers between 2005 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Fast Transform Kernel Selection Based on Frequency Matching and Probability Model for AV1.
IEEE Trans. Broadcast., June, 2024

A Low Valid Throughput Loss LDPC Codec Architecture With Variable Code Rate.
IEEE Trans. Circuits Syst. II Express Briefs, May, 2024

Gem5Tune: A Parameter Auto-Tuning Framework for Gem5 Simulator to Reduce Errors.
IEEE Trans. Computers, March, 2024

PixRevive: Latent Feature Diffusion Model for Compressed Video Quality Enhancement.
Sensors, March, 2024

Scalable short-entry dual-grain coherence directories with flexible region granularity.
J. Supercomput., January, 2024

CCTSS: The Combination of CNN and Transformer with Shared Sublayer for Detection and Classification.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., January, 2024

FAVER: Blind quality prediction of variable frame rate videos.
Signal Process. Image Commun., 2024

aVCSR: Adaptive Video Compressive Sensing Using Region-of-Interest Detection in the Compressed Domain.
IEEE Multim., 2024

AIM 2024 Challenge on Compressed Video Quality Assessment: Methods and Results.
CoRR, 2024

GATe: Streamlining Memory Access and Communication to Accelerate Graph Attention Network With Near-Memory Processing.
IEEE Comput. Archit. Lett., 2024

vPIFO: Virtualized Packet Scheduler for Programmable Hierarchical Scheduling in High-Speed Networks.
Proceedings of the ACM SIGCOMM 2024 Conference, 2024

ASAUN-CS: Adaptive Stage Activated Unfolding Network for Compressive Sensing.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

An 8K@120fps Hardware Implementation for Decoder-Side Motion Vector Refinement in VVC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

SFFTNet: Sparse Feature Fusion Transformer Network for Image Deblurring.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

CTU-Level Adaptive Quantization Method Joint with GOP based Temporal Filter for Video Coding.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

Privacy-preserving with Flexible Autoencoder for Video Coding for Machines.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024

Customizable Combination of Parameter-Efficient Modules for Multi-Task Learning.
Proceedings of the Twelfth International Conference on Learning Representations, 2024

Multi-Weather Degradation-Aware Transformer for Image Restoration.
Proceedings of the IEEE International Conference on Acoustics, 2024

CDCNet: A Fast and Lightweight Dehazing Network with Color Distortion Correction.
Proceedings of the IEEE International Conference on Acoustics, 2024

Auto-ISP: An Efficient Real-Time Automatic Hyperparameter Optimization Framework for ISP Hardware System.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

Zero-Shot Structure-Preserving Diffusion Model for High Dynamic Range Tone Mapping.
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2024

COVER: A Comprehensive Video Quality Evaluator.
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2024

2023
Area-Efficient Processing Elements-Based Adaptive Loop Filter Architecture With Optimized Memory for VVC.
IEEE Trans. Circuits Syst. II Express Briefs, November, 2023

A novel fast intra algorithm for VVC based on histogram of oriented gradient.
J. Vis. Commun. Image Represent., September, 2023

A Reconfigurable Multiple Transform Selection Architecture for VVC.
IEEE Trans. Very Large Scale Integr. Syst., May, 2023

Tag-Sharer-Fusion Directory: A Scalable Coherence Directory With Flexible Entry Formats.
IEEE Trans. Parallel Distributed Syst., 2023

LCCStyle: Arbitrary Style Transfer With Low Computational Complexity.
IEEE Trans. Multim., 2023

A Flexible Embedding-Aware Near Memory Processing Architecture for Recommendation System.
IEEE Comput. Archit. Lett., 2023

BMW Tree: Large-scale, High-throughput and Modular PIFO Implementation using Balanced Multi-Way Sorting Tree.
Proceedings of the ACM SIGCOMM 2023 Conference, 2023

TCGIS: Text and Contour Guided Controllable Image Synthesis.
Proceedings of the 1st International Workshop on Multimedia Content Generation and Evaluation: New Methods and Practice, 2023

Fast VVC Intra Encoding for Video Coding for Machines.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

An Error-Surface-Based Fractional Motion Estimation Algorithm and Hardware Implementation for VVC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

Luminance-Preserving Visible and Near-Infrared Image Fusion Network with Edge Guidance.
Proceedings of the IEEE International Conference on Image Processing, 2023

Fast QTMT Partition for VVC Intra Coding Using U-Net Framework.
Proceedings of the IEEE International Conference on Image Processing, 2023

VCSL: Video Compressive Sensing with Low-complexity ROI Detection in Compressed Domain.
Proceedings of the Data Compression Conference, 2023

A Low-Complexity Algorithm for JPEG-LS-Based RAW Domain Compression.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

A Dynamic-Texture-Guided Fast Algorithm for Geometric Partitioning Mode of VVC.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

Performance Error Evaluation of gem5 Simulator for ARM Server.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

A High-Throughput Luma Mapping with Chroma Scaling Decoder for Versatile Video Coding.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

AI-assisted ISP hyperparameter auto tuning.
Proceedings of the 5th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2023

2022
APMC: Adjacent Pixels Based Measurement Coding System for Compressively Sensed Images.
IEEE Trans. Multim., 2022

Tear the Image Into Strips for Style Transfer.
IEEE Trans. Multim., 2022

QA-Filter: A QP-Adaptive Convolutional Neural Network Filter for Video Coding.
IEEE Trans. Image Process., 2022

A High Throughput and Energy Efficient Lepton Hardware Encoder With Hash-Based Memory Optimization.
IEEE Trans. Circuits Syst. Video Technol., 2022

Interlayer Restoration Deep Neural Network for Scalable High Efficiency Video Coding.
IEEE Trans. Circuits Syst. Video Technol., 2022

A Fast CABAC Hardware Design for Accelerating the Rate Estimation in HEVC.
IEEE Trans. Circuits Syst. Video Technol., 2022

A High-Throughput VLSI Architecture Design of Canonical Huffman Encoder.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Completely Blind Video Quality Evaluator.
IEEE Signal Process. Lett., 2022

A Transformer-Based Coarse-to-Fine Wide-Swath SAR Image Registration Method under Weak Texture Conditions.
Remote. Sens., 2022

Synthetic Aperture Radar Image Compression Based on a Variational Autoencoder.
IEEE Geosci. Remote. Sens. Lett., 2022

Learned Compression Framework With Pyramidal Features and Quality Enhancement for SAR Images.
IEEE Geosci. Remote. Sens. Lett., 2022

An Efficient Low-Complexity Convolutional Neural Network Filter.
IEEE Multim., 2022

A high accuracy and low complexity quality control method for image compression.
CoRR, 2022

Learning from the NN-based Compressed Domain with Deep Feature Reconstruction Loss.
Proceedings of the IEEE International Conference on Visual Communications and Image Processing, 2022

A QP-adaptive Mechanism for CNN-based Filter in Video Coding.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

An Area-efficient Unified Transform Architecture for VVC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Fast Intra Mode Decision for VVC Based on Histogram of Oriented Gradient.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

A 3.1 Gbin/s advanced entropy coding hardware design for AVS3.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

Blind Video Quality Assessment via Space-Time Slice Statistics.
Proceedings of the 2022 IEEE International Conference on Image Processing, 2022

Learned Video Compression With Residual Prediction And Feature-Aided Loop Filter.
Proceedings of the 2022 IEEE International Conference on Image Processing, 2022

No-Reference Quality Assessment of Variable Frame-Rate Videos Using Temporal Bandpass Statistics.
Proceedings of the IEEE International Conference on Acoustics, 2022

Cube-based Video Coding Framework for Block-based Compressive Imaging.
Proceedings of the Data Compression Conference, 2022

2021
Learned Image Compression With Separate Hyperprior Decoders.
IEEE Open J. Circuits Syst., 2021

Learned Video Compression with Residual Prediction and Loop Filter.
CoRR, 2021

A Power and Area Efficient Lepton Hardware Encoder with Hash-based Memory Optimization.
CoRR, 2021

Intra Prediction-Based Measurement Coding Algorithm for Block-Based Compressive Sensing Images.
IEEE Access, 2021

Accelerating Convolutional Neural Network Inference Based on a Reconfigurable Sliced Systolic Array.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Approximated Reconfigurable Transform Architecture for VVC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Fast Style Transfer with High Shape Retention.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

Measurement Coding Framework with Adjacent Pixels Based Measurement Matrix for Compressively Sensed Images.
Proceedings of the IEEE International Conference on Acoustics, 2021

Fast Object Detection in HEVC Intra Compressed Domain.
Proceedings of the 29th European Signal Processing Conference, 2021

A-A KD: Attention and Activation Knowledge Distillation.
Proceedings of the Seventh IEEE International Conference on Multimedia Big Data, 2021

Mutli-level Regression Anchor-free Object Detection.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

Small Object Detection in Aerial Images.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

A Fine-grained Sparse Neural Network Accelerator for Image Classification.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

A Hardware Architecture for Adaptive Loop Filter in VVC Decoder.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

A Heterogeneous HEVC Video Encoder System Based on Two-Level CPU-FPGA Computing Architecture.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

Arbitrary Style Transfer via Learning to Paint in the Feature Domain.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

A Multiplier-less Transform Architecture with the Diagonal Data Mapping Transpose Memory for The AVS3 Standard.
Proceedings of the 14th IEEE International Conference on ASIC, 2021

2020
QNet: An Adaptive Quantization Table Generator Based on Convolutional Neural Network.
IEEE Trans. Image Process., 2020

A Pipelined 2D Transform Architecture Supporting Mixed Block Sizes for the VVC Standard.
IEEE Trans. Circuits Syst. Video Technol., 2020

A Highly Configurable 7.62GOP/s Hardware Implementation for LSTM.
IEICE Trans. Electron., 2020

A Convolutional Neural Network-Based Low Complexity Filter.
CoRR, 2020

A Fast QTMT Partition Decision Strategy for VVC Intra Prediction.
IEEE Access, 2020

Directly Obtaining Matching Points without Keypoints for Image Stitching.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

Single Image Dehazing using a Novel Histogram Tranformation Network.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

A Learning-Based Low Complexity in-Loop Filter for Video Coding.
Proceedings of the 2020 IEEE International Conference on Multimedia & Expo Workshops, 2020

A Hardware Friendly Haze Removal Method and Its Implementation.
Proceedings of the 2020 IEEE International Conference on Consumer Electronics (ICCE), 2020

An Image Compression Framework with Learning-based Filter.
Proceedings of the 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2020

Image Compression with Encoder-Decoder Matched Semantic Segmentation.
Proceedings of the 2020 IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2020

CS-MCNet: A Video Compressive Sensing Reconstruction Network with Interpretable Motion Compensation.
Proceedings of the Computer Vision - ACCV 2020 - 15th Asian Conference on Computer Vision, Kyoto, Japan, November 30, 2020

2019
A Micro-Code-Based IME Engine for HEVC and Its Hardware Implementation.
IEICE Trans. Electron., 2019

Pixels and Panoramas: An Enhanced Cubic Mapping Scheme for Video\/Image-Based Virtual-Reality Scenes.
IEEE Consumer Electron. Mag., 2019

A Compact 32-Pixel TU-Oriented and SRAM-Free Intra Prediction VLSI Architecture for HEVC Decoder.
IEEE Access, 2019

A Micro-Code-Based Hardware Architecture of Integer Motion Estimation for HEVC.
Proceedings of the 27th IFIP/IEEE International Conference on Very Large Scale Integration, 2019

Adaptive CU Split Decision with Pooling-variable CNN for VVC Intra Encoding.
Proceedings of the 2019 IEEE Visual Communications and Image Processing, 2019

Fast QTMT Partition Decision Algorithm in VVC Intra Coding based on Variance and Gradient.
Proceedings of the 2019 IEEE Visual Communications and Image Processing, 2019

A Minimal Adder-oriented 1D DST-VII/DCT-VIII Hardware Implementation for VVC Standard.
Proceedings of the 32nd IEEE International System-on-Chip Conference, 2019

Dual Learning-based Video Coding with Inception Dense Blocks.
Proceedings of the Picture Coding Symposium, 2019

Text to Image Synthesis Using Two-Stage Generation and Two-Stage Discrimination.
Proceedings of the Knowledge Science, Engineering and Management, 2019

A 32-Pixel IDCT-Adapted HEVC Intra Prediction VLSI Architecture.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

Dense Image Captioning Based on Precise Feature Extraction.
Proceedings of the Neural Information Processing - 26th International Conference, 2019

IRSNET: An Inception-Resnet Feature Reconstruction Model for Building Segmentation.
Proceedings of the Neural Information Processing - 26th International Conference, 2019

Inpainting with Sketch Reconstruction and Comprehensive Feature Selection.
Proceedings of the Neural Information Processing - 26th International Conference, 2019

Target-Based Attention Model for Aspect-Level Sentiment Analysis.
Proceedings of the Neural Information Processing - 26th International Conference, 2019

Segmentation of Building Footprints with Xception and IoUloss.
Proceedings of the IEEE International Conference on Multimedia & Expo Workshops, 2019

Very Deep Residual Network for Image Matting.
Proceedings of the 2019 IEEE International Conference on Image Processing, 2019

Text to Image Synthesis Based on Multiple Discrimination.
Proceedings of the Artificial Neural Networks and Machine Learning - ICANN 2019: Image Processing, 2019

Enhanced Recursive Residual Network for Single Image Super-Resolution.
Proceedings of the 13th IEEE International Conference on ASIC, 2019

2018
A Hardware-Oriented IME Algorithm for HEVC and Its Hardware Implementation.
IEEE Trans. Circuits Syst. Video Technol., 2018

Parallelized Contour Based Depth Map Coding in DIBR.
Proceedings of the Advances in Multimedia Information Processing - PCM 2018, 2018

The Hardware Acceleration of SC Decoder for Polar Code towards HLS Optimization.
Proceedings of the International SoC Design Conference, 2018

An Automatic Task Partition Method for Multi-core System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Q Value-Based Dynamic Programming with Boltzmann Distribution by Using Neural Network.
Proceedings of the Neural Information Processing - 25th International Conference, 2018

A Compact and Configurable Long Short-Term Memory Neural Network Hardware Architecture.
Proceedings of the 2018 IEEE International Conference on Image Processing, 2018

Panoramic video delivery based on Laplace compensation and Sphere-Markov probability model.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

Content adaptive tiling method based on user access preference for streaming panoramic video.
Proceedings of the IEEE International Conference on Consumer Electronics, 2018

Dynamic Task Scheduler for Real Time Requirement in Cloud Computing System.
Proceedings of the Algorithms and Architectures for Parallel Processing, 2018

2017
A High-Throughput and Compact Hardware Implementation for the Reconstruction Loop in HEVC Intra Encoding.
IEICE Trans. Electron., 2017

An efficient spherical video sampling scheme based on Cube model.
Proceedings of the IEEE International Conference on Consumer Electronics, 2017

2016
A Combined Deblocking Filter and SAO Hardware Architecture for HEVC.
IEEE Trans. Multim., 2016

A highly sensitive wide-range weak current detection circuit for implantable glucose monitoring.
IEICE Electron. Express, 2016

Quarter LCU based integer motion estimation algorithm for HEVC.
Proceedings of the 2016 IEEE International Conference on Image Processing, 2016

2015
In-Block Prediction-Based Mixed Lossy and Lossless Reference Frame Recompression for Next-Generation Video Encoding.
IEEE Trans. Circuits Syst. Video Technol., 2015

A Parallel-Access Mapping Method for the Data Exchange Buffers Around DCT/IDCT in HEVC Encoders Based on Single-Port SRAMs.
IEEE Trans. Circuits Syst. II Express Briefs, 2015

A high-efficiency rectifier for passive UHF RFID with wide incident power range.
IEICE Electron. Express, 2015

A high-throughput HEVC deblocking filter VLSI architecture for 8k×4k application.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

Iterative disparity voting based stereo matching algorithm and its hardware implementation.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015

A flexible HEVC intra mode decision hardware for 8kx4k real time encoder.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

A SRAM-saving two-stage storage strategy for the coefficients memories in HEVC encoders.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015

2014
Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT.
IEEE Trans. Very Large Scale Integr. Syst., 2014

A hardware-friendly method for rate-distortion optimization of HEVC intra coding.
Proceedings of the Technical Papers of 2014 International Symposium on VLSI Design, 2014

2013
Architecture and Physical Implementation of Reconfigurable Multi-Port Physical Unclonable Functions in 65 nm CMOS.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013

A Unified Forward/Inverse Transform Architecture for Multi-Standard Video Codec Design.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013

A pipelined VLSI architecture for Sample Adaptive Offset (SAO) filter and deblocking filter of HEVC.
IEICE Electron. Express, 2013

A high-throughput VLSI architecture for deblocking filter in HEVC.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A fast 8×8 IDCT algorithm for HEVC.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

A highly pipelined VLSI architecture for all modes and block sizes intra prediction in HEVC encoder.
Proceedings of the IEEE 10th International Conference on ASIC, 2013

2012
A 64 Cycles/MB, Luma-Chroma Parallelized H.264/AVC Deblocking Filter for 4 K × 2 K Applications.
IEICE Trans. Electron., 2012

An 8 × 4 Adaptive Hadamard Transform Based FME VLSI Architecture for 4 K × 2 K H.264/AVC Encoder.
IEICE Trans. Electron., 2012

A Low Complexity Macroblock Layer Rate Control Scheme Base on Weighted-Window for H.264 Encoder.
Proceedings of the Advances in Multimedia Modeling - 18th International Conference, 2012

A parallel CAVLC design for 4096×2160p encoder.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

A Unified 4/8/16/32-Point Integer IDCT Architecture for Multiple Video Coding Standards.
Proceedings of the 2012 IEEE International Conference on Multimedia and Expo, 2012

A 16-pixel parallel architecture with block-level/mode-level co-reordering approach for intra prediction in 4k×2k H.264/AVC video encoder.
Proceedings of the 17th Asia and South Pacific Design Automation Conference, 2012

2011
Optimized 2-D SAD Tree Architecture of Integer Motion Estimation for H.264/AVC.
IEICE Trans. Electron., 2011

A 4-way parallel CAVLC design for H.264/AVC 4Kx2K 60fps encoder.
IEICE Electron. Express, 2011

MUX-MCM based quantization VLSI architecture for H.264/AVC high profile encoder.
Proceedings of the IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 2011

A full-mode FME VLSI architecture based on 8×8/4×4 adaptive Hadamard Transform for QFHD H.264/AVC encoder.
Proceedings of the IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 2011

A two-way parallel CAVLC encoder for 4K×2K H.264/AVC.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

A hardware/software co-design approach for multiple-standard video bitstream parsing.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

2008
An Unequal Secure Encryption Scheme for H.264/AVC Video Compression Standard.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

Reconfigurable Variable Block Size Motion Estimation Architecture for Search Range Reduction Algorithm.
IEICE Trans. Electron., 2008

A High-Speed Design of Montgomery Multiplier.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008

2007
A New Video Encryption Scheme for H.264/AVC.
Proceedings of the Advances in Multimedia Information Processing, 2007

2006
A modified high-radix scalable Montgomery multiplier.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

A high-performance platform-based SoC for information security.
Proceedings of the 2006 Conference on Asia South Pacific Design Automation: ASP-DAC 2006, 2006

2005
VLSI design of a high-speed RAS crypto-processor with reconfigurable architecture.
Proceedings of the Eighth International Symposium on Signal Processing and Its Applications, 2005


  Loading...