Ye Yu
Orcid: 0000-0002-4650-5894Affiliations:
- Microsoft
- Princeton University, Department of Electrical Engineering, NJ, USA (former)
According to our database1,
Ye Yu
authored at least 15 papers
between 2018 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Int. J. Artif. Intell. Robotics Res., June, 2024
CoRR, 2024
Rethinking Multimodal Content Moderation from an Asymmetric Angle with Mixed-modality.
Proceedings of the IEEE/CVF Winter Conference on Applications of Computer Vision, 2024
2023
ProTéGé: Untrimmed Pretraining for Video Temporal Grounding by Video Temporal Grounding.
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2023
PivoTAL: Prior-Driven Supervision for Weakly-Supervised Temporal Action Localization.
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2023
2022
SPRING: A Sparsity-Aware Reduced-Precision Monolithic 3D CNN Accelerator Architecture for Training and Inference.
IEEE Trans. Emerg. Top. Comput., 2022
BATMAN: Bilateral Attention Transformer in Motion-Appearance Neighboring Space for Video Object Segmentation.
CoRR, 2022
BATMAN: Bilateral Attention Transformer in Motion-Appearance Neighboring Space for Video Object Segmentation.
Proceedings of the Computer Vision - ECCV 2022, 2022
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, 2022
2021
Software-Defined Design Space Exploration for an Efficient DNN Accelerator Architecture.
IEEE Trans. Computers, 2021
Unsupervised Few-Shot Action Recognition via Action-Appearance Aligned Meta-Adaptation.
Proceedings of the 2021 IEEE/CVF International Conference on Computer Vision, 2021
Proceedings of the 32nd British Machine Vision Conference 2021, 2021
2019
Software-Defined Design Space Exploration for an Efficient AI Accelerator Architecture.
CoRR, 2019
2018
IEEE Trans. Multi Scale Comput. Syst., 2018
Statistical Optimization of FinFET Processor Architectures under PVT Variations Using Dual Device-Type Assignment.
ACM J. Emerg. Technol. Comput. Syst., 2018