Yavar Safaei Mehrabani

Orcid: 0000-0003-1391-631X

According to our database1, Yavar Safaei Mehrabani authored at least 13 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
DAFA: Dynamic approximate full adders for high area and energy efficiency.
Integr., 2024

2022
Image processing with high-speed and low-energy approximate arithmetic circuit.
Sustain. Comput. Informatics Syst., 2022

A Novel Highly-Efficient Inexact Full Adder Cell for Motion and Edge Detection Systems of Image Processing in CNFET Technology.
ACM J. Emerg. Technol. Comput. Syst., 2022

Design and implementation of an ASIP for SHA-3 hash algorithm.
Int. J. Inf. Comput. Secur., 2022

2021
Design of efficient approximate 1-bit Full Adder cells using CNFET technology applicable in motion detector systems.
Microelectron. J., 2021

2017
A Novel High-Speed, Low-Power CNTFET-Based Inexact Full Adder Cell for Image Processing Application of Motion Detector.
J. Circuits Syst. Comput., 2017

A novel high-performance and reliable multi-threshold CNFET full adder cell design.
Int. J. High Perform. Syst. Archit., 2017

2016
Noise and Process Variation Tolerant, Low-Power, High-Speed, and Low-Energy Full Adders in CNFET Technology.
IEEE Trans. Very Large Scale Integr. Syst., 2016

2015
High-Speed, High-Frequency and Low-PDP, CNFET Full Adder Cells.
J. Circuits Syst. Comput., 2015

A novel low-energy CNFET-based full adder cell using pass-transistor logic.
Int. J. High Perform. Syst. Archit., 2015

Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.
Circuits Syst. Signal Process., 2015

A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.
Circuits Syst. Signal Process., 2015

2013
A high-speed and high-performance full adder cell based on 32-nm CNFET technology for low voltages.
Int. J. High Perform. Syst. Archit., 2013


  Loading...