Yasuhiro Ogasahara
Orcid: 0000-0003-2718-1756
According to our database1,
Yasuhiro Ogasahara
authored at least 21 papers
between 2005 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2020
Implementation of pseudo-linear feedback shift register-based physical unclonable functions on silicon and sufficient Challenge-Response pair acquisition using Built-In Self-Test before shipping.
Integr., 2020
2017
Proceedings of the IEEE 6th Global Conference on Consumer Electronics, 2017
2016
Implementation of pseudo linear feedback shift register physical unclonable function on silicon.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
IEEE Micro, 2015
Impacts of flexible <i>V<sub>th</sub></i> control, low process variability, and steep SS with low on-current of new structure transistors to ultra-low voltage designs.
IEICE Electron. Express, 2015
Standard cell implementation of buskeeper PUF with symmetric inverters and neighboring cells for passing randomness tests.
Proceedings of the IEEE 4th Global Conference on Consumer Electronics, 2015
Proceedings of the 2015 IEEE Symposium in Low-Power and High-Speed Chips, 2015
2014
Resistivity-based modeling of substrate non-uniformity for low-resistivity substrate.
IEICE Electron. Express, 2014
2013
IEEE Trans. Very Large Scale Integr. Syst., 2013
2009
IEEE J. Solid State Circuits, 2009
2008
IEEE J. Solid State Circuits, 2008
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2008
Dynamic supply noise measurement circuit composed of standard cells suitable for in-site SoC power integrity verification.
Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008
2007
Validation of a Full-Chip Simulation Model for Supply Noise and Delay Dependence on Average Voltage Drop With On-Chip Delay Measurement.
IEEE Trans. Circuits Syst. II Express Briefs, 2007
Quantitative Prediction of On-Chip Capacitive and Inductive Crosstalk Noise and Tradeoff between Wire Cross-Sectional Area and Inductive Crosstalk Effect.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2007
Dynamic Supply Noise Measurement with All Digital Gated Oscillator for Evaluating Decoupling Capacitance Effect.
Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, 2007
2006
Quantitative Prediction of On-chip Capacitive and Inductive Crosstalk Noise and Discussion on Wire Cross-Sectional Area Toward Inductive Crosstalk Free Interconnects.
Proceedings of the 24th International Conference on Computer Design (ICCD 2006), 2006
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
Measurement results of delay degradation due to power supply noise well correlated with full-chip simulation.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
2005
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005