Yash Agrawal
Orcid: 0000-0001-9736-9581
According to our database1,
Yash Agrawal
authored at least 24 papers
between 2015 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Protecting Your Online Persona: A Preferential Selective Encryption Approach for Enhanced Privacy in Tweets, Images, Memes, and Metadata.
IEEE Access, 2024
Signal Integrity Assessment of Stretchable Interconnects for Flexible Electronics System.
Proceedings of the 28th International Symposium on VLSI Design and Test, 2024
Proceedings of the 16th International Conference on COMmunication Systems & NETworkS, 2024
Proceedings of the 16th International Conference on COMmunication Systems & NETworkS, 2024
2023
IEEE Consumer Electron. Mag., July, 2023
Proceedings of the 15th International Conference on COMmunication Systems & NETworkS, 2023
Proceedings of the 15th International Conference on COMmunication Systems & NETworkS, 2023
2022
CoRR, 2022
Appl. Soft Comput., 2022
2021
A prominent unified crosstalk model for linear and sub-threshold regions in mixed CNT bundle interconnects.
Microelectron. J., 2021
Proceedings of the Companion of The Web Conference 2021, 2021
Proceedings of the 25th International Symposium on VLSI Design and Test, 2021
Proceedings of the 25th International Symposium on VLSI Design and Test, 2021
Proceedings of the CIKM '21: The 30th ACM International Conference on Information and Knowledge Management, Virtual Event, Queensland, Australia, November 1, 2021
2020
IET Circuits Devices Syst., 2020
Proceedings of the SIGITE '20: The 21st Annual Conference on Information Technology Education, 2020
2019
J. Circuits Syst. Comput., 2019
2018
A Unified Delay, Power and Crosstalk Model for Current Mode Signaling Multiwall Carbon Nanotube Interconnects.
Circuits Syst. Signal Process., 2018
Proceedings of the 2018 IEEE International Conference on Electro/Information Technology, 2018
2017
Modelling and performance analysis of dielectric inserted side contact multilayer graphene nanoribbon interconnects.
IET Circuits Devices Syst., 2017
Design and Optimization of Single Electron Transistor Based 4-Bit Arithmetic and Logic Unit at Room Temperature Operation.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2017
2015
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2015
Performance Analysis of Multilayer Graphene Nano-Ribbon in Current-Mode Signaling Interconnect System.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2015