Xin Jiang
Affiliations:- National Institute of Technology, Kitakyushu College, Kitakyushu, Japan
- Waseda University, Graduate School of Information, Production and Systems, Japan
According to our database1,
Xin Jiang
authored at least 14 papers
between 2011 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
2011
2012
2013
2014
2015
2016
2017
2018
2019
0
1
2
3
4
5
6
1
1
1
1
1
3
1
4
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2019
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019
Proceedings of the 13th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2019
2018
PDA-HyPAR: Path-diversity-aware hybrid planar adaptive routing algorithm for 3D NoCs.
Proceedings of the 19th International Symposium on Quality Electronic Design, 2018
2017
High Performance Virtual Channel Based Fully Adaptive 3D NoC Routing for Congestion and Thermal Problem.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2017
Proceedings of the 11th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2017
High performance virtual channel based fully adaptive thermal-aware routing for 3D NoC.
Proceedings of the 18th International Symposium on Quality Electronic Design, 2017
Proceedings of the International SoC Design Conference, 2017
Proceedings of the International Conference on Computer, 2017
2016
An Efficient Highly Adaptive and Deadlock-Free Routing Algorithm for 3D Network-on-Chip.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2016
2015
IPSJ Trans. Syst. LSI Des. Methodol., 2015
2014
A Sophisticated Routing Algorithm in 3D NoC with Fixed TSVs for Low Energy and Latency.
IPSJ Trans. Syst. LSI Des. Methodol., 2014
2013
IPSJ Trans. Syst. LSI Des. Methodol., 2013
2011
An efficient design algorithm for exploring flexible topologies in custom adaptive 3D NoCs for high performance and low power.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011