Xiaoxuan Yang
Orcid: 0000-0002-2553-2631
According to our database1,
Xiaoxuan Yang
authored at least 23 papers
between 2013 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
2024
Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-Based DNN Accelerators.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2024
Neuro-Symbolic Computing: Advancements and Challenges in Hardware-Software Co-Design.
IEEE Trans. Circuits Syst. II Express Briefs, March, 2024
Memory Is All You Need: An Overview of Compute-in-Memory Architectures for Accelerating Large Language Model Inference.
CoRR, 2024
Why Do Acquisitions Negatively Affect Patient Outcomes at Target Hospitals: Quiet Life Hypothesis or Disruptions Caused by Acquisition Integrations?
Proceedings of the 57th Hawaii International Conference on System Sciences, 2024
Proceedings of the 6th IEEE International Conference on AI Circuits and Systems, 2024
2023
20736-node weighted max-cut problem solving by quadrature photonic spatial Ising machine.
Sci. China Inf. Sci., December, 2023
ESSENCE: Exploiting Structured Stochastic Gradient Pruning for Endurance-Aware ReRAM-Based In-Memory Training Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., July, 2023
Improving the Efficiency and Robustness of In-Memory Computing in Emerging Technologies.
PhD thesis, 2023
CoRR, 2023
Proceedings of the 66th IEEE International Midwest Symposium on Circuits and Systems, 2023
Improving the Robustness and Efficiency of PIM-Based Architecture by SW/HW Co-Design.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023
2022
IEEE Trans. Circuits Syst. I Regul. Pap., 2022
Axioms, 2022
Tolerating Noise Effects in Processing-in-Memory Systems for Neural Networks: A Hardware-Software Codesign Perspective.
Adv. Intell. Syst., 2022
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
HERO: hessian-enhanced robust optimization for unifying and improving generalization and quantization performance.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
Proceedings of the 56th Asilomar Conference on Signals, Systems, and Computers, ACSSC 2022, Pacific Grove, CA, USA, October 31, 2022
2021
CoRR, 2021
Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2021
2020
ReTransformer: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020
2013
Proceedings of the Human-Computer Interaction and Knowledge Discovery in Complex, Unstructured, Big Data, 2013
Proceedings of the IEEE 13th International Conference on Advanced Learning Technologies, 2013