Xiao Peng
Affiliations:- Waseda University, Graduate School of Information, Production and Systems, Japan
According to our database1,
Xiao Peng
authored at least 19 papers
between 2010 and 2014.
Collaborative distances:
Collaborative distances:
Timeline
2010
2011
2012
2013
2014
0
1
2
3
4
5
6
1
2
2
1
3
2
2
4
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2014
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2014
2013
A 5.83pJ/bit/iteration High-Parallel Performance-Aware LDPC Decoder IP Core Design for WiMAX in 65nm CMOS.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2013
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013
Proceedings of the 18th Asia and South Pacific Design Automation Conference, 2013
2012
IPSJ Trans. Syst. LSI Des. Methodol., 2012
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2012
Proceedings of the Advances in Multimedia Information Processing - PCM 2012, 2012
Distributed punctured LDPC coding scheme using novel shuffled decoding for MIMO relay channels.
Proceedings of the 20th European Signal Processing Conference, 2012
2011
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2011
Proceedings of the IEEE 24th International SoC Conference, SOCC 2011, Taipei, Taiwan, 2011
A high parallel macro block level layered LDPC decoding architecture based on dedicated matrix reordering.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2011
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011
2010
A High Parallelism LDPC Decoder with an Early Stopping Criterion for WiMax and WiFi Application.
IPSJ Trans. Syst. LSI Des. Methodol., 2010
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2010
IEICE Trans. Electron., 2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010
High parallel variation Banyan network based permutation network for reconfigurable LDPC decoder.
Proceedings of the 21st IEEE International Conference on Application-specific Systems Architectures and Processors, 2010