Xianyang Jiang

Orcid: 0000-0001-6953-229X

According to our database1, Xianyang Jiang authored at least 23 papers between 2003 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
A novel evaluation standard combining gini-index and variation coefficient for double plateaus histogram equalization.
Signal Image Video Process., June, 2024

2023
A Resource-efficient FIR Filter Design Based on an RAG Improved Algorithm.
CoRR, 2023

2022
Traffic sign detection algorithm based on improved YOLOv4-Tiny.
Signal Process. Image Commun., 2022

2020
Optimization Algorithm for Spectrum Sensing Delay Time in Cognitive Radio Networks Using Decoding Forward Relay.
KSII Trans. Internet Inf. Syst., 2020

Joint Energy-Saving Scheduling and Secure Routing for Critical Event Reporting in Wireless Sensor Networks.
IEEE Access, 2020

2019
Fast Bayesian decision based block partitioning algorithm for HEVC.
Multim. Tools Appl., 2019

2018
TCF-SAE Algorithm for m-Sequence Recognition.
Proceedings of the Fuzzy Systems and Data Mining IV, 2018

2017
Optimized Relay Selection and Power Allocation by an Exclusive Method in Multi-Relay AF Cooperative Networks.
KSII Trans. Internet Inf. Syst., 2017

2016
Energy-efficient Buffer-aided Optimal Relay Selection Scheme with Power Adaptation and Inter-relay Interference Cancellation.
KSII Trans. Internet Inf. Syst., 2016

Power allocation optimisation for high throughput with mixed spectrum access based on interference evaluation strategy in cognitive relay networks.
IET Commun., 2016

2013
Performance effects of pipeline architecture on an FPGA-based binary32 floating point multiplier.
Microprocess. Microsystems, 2013

Power Minimization for Cognitive Relay Networks with Interference-Based Strategy.
IEEE Commun. Lett., 2013

2012
An Enhanced IOT Gateway in a Broadcast System.
Proceedings of the 9th International Conference on Ubiquitous Intelligence and Computing and 9th International Conference on Autonomic and Trusted Computing, 2012

Modeling and Power Evaluation of On-Chip Router Components in Spintronics.
Proceedings of the 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), 2012

2011
Code Hopping Communications for Anti-Interception with Real-Valued QZCZ Sequences.
IEEE Trans. Commun., 2011

An improved packing tool based on a dual-output basic logic element.
Proceedings of the 2011 IEEE 9th International Conference on ASIC, 2011

2009
Time-frequency hopping sequences with three no hit zones.
Wirel. Networks, 2009

2008
Coding Region Prediction Based on a Universal DNA Sequence Representation Method.
J. Comput. Biol., 2008

A Novel Analysis Model for DNA Sequences.
Proceedings of the 2008 International Conference on BioMedical Engineering and Informatics, 2008

2007
Survey on index based homology search algorithms.
J. Supercomput., 2007

A Reconfigurable Accelerator for Smith-Waterman Algorithm.
IEEE Trans. Circuits Syst. II Express Briefs, 2007

NICFlex: A Functional Verification Accelerator for An RTL NIC Design.
Proceedings of the 2007 International Conference on Field-Programmable Technology, 2007

2003
An improved circuit-partitioning algorithm based on min-cut equivalence relation.
Integr., 2003


  Loading...