Xiangzhong Luo

Orcid: 0000-0002-0758-2248

According to our database1, Xiangzhong Luo authored at least 31 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Domino-Pro-Max: Toward Efficient Network Simplification and Reparameterization for Embedded Hardware Systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2024

EvoLP: Self-Evolving Latency Predictor for Model Compression in Real-Time Edge Systems.
IEEE Embed. Syst. Lett., June, 2024

Efficient Deep Learning Infrastructures for Embedded Computing Systems: A Comprehensive Survey and Future Envision.
CoRR, 2024

Double-Win NAS: Towards Deep-to-Shallow Transformable Neural Architecture Search for Intelligent Embedded Systems.
Proceedings of the 61st ACM/IEEE Design Automation Conference, 2024

Pearls Hide Behind Linearity: Simplifying Deep Convolutional Networks for Embedded Hardware Systems via Linearity Grafting.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

2023
EdgeCompress: Coupling Multidimensional Model Compression and Dynamic Inference for EdgeAI.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., December, 2023

On Hardware-Aware Design and Optimization of Edge Intelligence.
IEEE Des. Test, December, 2023

CRIMP: Compact & Reliable DNN Inference on In-Memory Processing via Crossbar-Aligned Compression and Non-ideality Adaptation.
ACM Trans. Embed. Comput. Syst., October, 2023

LightNAS: On Lightweight and Scalable Neural Architecture Search for Embedded Platforms.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2023

SurgeNAS: A Comprehensive Surgery on Hardware-Aware Differentiable Neural Architecture Search.
IEEE Trans. Computers, April, 2023

An Efficient Sparse LSTM Accelerator on Embedded FPGAs with Bandwidth-Oriented Pruning.
Proceedings of the 33rd International Conference on Field-Programmable Logic and Applications, 2023

EMNAPE: Efficient Multi-Dimensional Neural Architecture Pruning for EdgeAI.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

Towards Efficient Convolutional Neural Network for Embedded Hardware via Multi-Dimensional Pruning.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

Crossbar-Aligned & Integer-Only Neural Network Compression for Efficient in-Memory Acceleration.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

MUGNoC: A Software-Configured Multicast-Unicast-Gather NoC for Accelerating CNN Dataflows.
Proceedings of the 28th Asia and South Pacific Design Automation Conference, 2023

2022
Designing Efficient DNNs via Hardware-Aware Neural Architecture Search and Beyond.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

LAMP: Load-Balanced Multipath Parallel Transmission in Point-to-Point NoCs.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Bringing AI to edge: From deep learning's perspective.
Neurocomputing, 2022

Collate: Collaborative Neural Network Learning for Latency-Critical Edge Systems.
Proceedings of the IEEE 40th International Conference on Computer Design, 2022

Smart Scissor: Coupling Spatial Redundancy Reduction and CNN Compression for Embedded Hardware.
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022

You only search once: on lightweight differentiable architecture search for resource-constrained embedded platforms.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

Work-in-Progress: What to Expect of Early Training Statistics? An Investigation on Hardware-Aware Neural Architecture Search.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2022

HACScale: Hardware-Aware Compound Scaling for Resource-Efficient DNNs.
Proceedings of the 27th Asia and South Pacific Design Automation Conference, 2022

2021
MARCO: A High-performance Task Mapping and Routing Co-optimization Framework for Point-to-Point NoC-based Heterogeneous Computing Systems.
ACM Trans. Embed. Comput. Syst., 2021

HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020
Person Re-Identification Via Pose-Aware Multi-Semantic Learning.
Proceedings of the IEEE International Conference on Multimedia and Expo, 2020

EdgeNAS: Discovering Efficient Neural Architectures for Edge Systems.
Proceedings of the 38th IEEE International Conference on Computer Design, 2020

2018
Application of Deep Learning in Analog Circuit Sizing.
Proceedings of the 2018 2nd International Conference on Computer Science and Artificial Intelligence, 2018

2017
Leaf chlorophyll content estimation from sentinel-2 MSI data.
Proceedings of the 2017 IEEE International Geoscience and Remote Sensing Symposium, 2017

2013
Analysis of the Phenology in the Mongolian Plateau by Inter-Comparison of Global Vegetation Datasets.
Remote. Sens., 2013

Assessing Performance of NDVI and NDVI3g in Monitoring Leaf Unfolding Dates of the Deciduous Broadleaf Forest in Northern China.
Remote. Sens., 2013


  Loading...