Xiangye Wei
Orcid: 0000-0002-4252-0544
According to our database1,
Xiangye Wei
authored at least 9 papers
between 2019 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2019
2020
2021
2022
2023
2024
0
1
2
3
1
2
1
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
A Perspective of Using Frequency-Mixing as Entropy in Random Number Generation for Portable Hardware Cybersecurity IP.
IEEE Trans. Inf. Forensics Secur., 2024
2023
Using All-Digital On-Chip Syntonistor to Compensate Clock Frequency Error in Network Time Synchronization for Accuracy Reaching to Sub-µs Range.
IEEE Trans. Ind. Electron., October, 2023
A VLSI Digital Circuit Platform for Performing Deterministic Stochastic Computing in the Time Dimension Using Fraction Operations on Rational Numbers.
IEEE Trans. Emerg. Top. Comput., 2023
2022
A New Perspective of Flexible Clocking Ideology for Driving and Devising Circuits in Emerging Resource-Constrained Applications.
IEEE Access, 2022
A New Perspective of Inscribing Temporal Encryption on Spatial MPV Imprints for PUF Design.
Proceedings of the 35th IEEE International System-on-Chip Conference, 2022
2021
A Method of Low-Cost Pure-Digital GPS Disciplined Clock for Improving Frequency Accuracy and Steering Frequency Through TAF-DPS Frequency Synthesizer.
IEEE Trans. Instrum. Meas., 2021
2020
An All Digital Highly Programable TAF-DPS Based True Random Number Generator Working on Principles of Frequency-Mixing and Frequency-Tracking.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
A Full Digital Fractional-<i>N</i> TAF-FLL for Digital Applications: Demonstration of the Principle of a Frequency-Locked Loop Built on Time-Average-Frequency.
IEEE Trans. Very Large Scale Integr. Syst., 2019
A 0.02 Ppb/Step Wide Range DCXO Based on Time-Average-Frequency: Demonstration on FPGA.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019