William V. Huott

According to our database1, William V. Huott authored at least 19 papers between 1997 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Case Study of Advanced Diagnostic Techniques for Multi Port Register File.
Proceedings of the 28th IEEE North Atlantic Test Workshop, 2019

2018

2012
Circuit and Physical Design Implementation of the Microprocessor Chip for the zEnterprise System.
IEEE J. Solid State Circuits, 2012

2011

2010
Testing the IBM Power 7™ 4 GHz eight core microprocessor.
Proceedings of the 2011 IEEE International Test Conference, 2010

2008
On-chip Timing Uncertainty Measurements on IBM Microprocessors.
Proceedings of the 2008 IEEE International Test Conference, 2008

2007
Comparison of Split-Versus Connected-Core Supplies in the POWER6 Microprocessor.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007


2006
A 5.6GHz 64kB Dual-Read Data Cache for the POWER6TM Processor.
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006

2005
An advanced optical diagnostic technique of IBM z990 eServer microprocessor.
Proceedings of the Proceedings 2005 IEEE International Test Conference, 2005

2003
Diagnosis in Modern Design to Volume - The Tip of the Iceberg.
Proceedings of the Proceedings 2003 International Test Conference (ITC 2003), Breaking Test Interface Bottlenecks, 28 September, 2003

2001
99% AC test coverage using only LBIST on the 1 GHz IBM S/390 zSeries 900 Microprocessor.
Proceedings of the Proceedings IEEE International Test Conference 2001, Baltimore, MD, USA, 30 October, 2001

1999
The attack of the "Holey Shmoos": a case study of advanced DFD and picosecond imaging circuit analysis (PICA).
Proceedings of the Proceedings IEEE International Test Conference 1999, 1999

1998
Testing the 500-MHz IBM S/390 Microprocessor.
IEEE Des. Test Comput., 1998

Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chip.
Proceedings of the Proceedings IEEE International Test Conference 1998, 1998

1997
A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encoders.
IEEE J. Solid State Circuits, 1997

Circuit design techniques for the high-performance CMOS IBM S/390 Parallel Enterprise Server G4 microprocessor.
IBM J. Res. Dev., 1997

Advanced microprocessor test strategy and methodology.
IBM J. Res. Dev., 1997

Testing the 400-MHz IBM Generation-4 CMOS Chip.
Proceedings of the Proceedings IEEE International Test Conference 1997, 1997


  Loading...