William H. Mangione-Smith

According to our database1, William H. Mangione-Smith authored at least 63 papers between 1991 and 2008.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2008
Deep network packet filter design for reconfigurable devices.
ACM Trans. Embed. Comput. Syst., 2008

2006
Evaluating Network Processors using NetBench.
ACM Trans. Embed. Comput. Syst., 2006

2005
Precise Instruction Scheduling.
J. Instr. Level Parallelism, 2005

Fast Reconfiguring Deep Packet Filter for 1+ Gigabit Network.
Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), 2005

A pattern matching coprocessor for network security.
Proceedings of the 42nd Design Automation Conference, 2005

2004
Deep Packet Filter with Dedicated Logic and Read Only Memories.
Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 2004

2003
Reducing energy and delay using efficient victim caches.
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003

Just Say No: Benefits of Early Cache Miss Determinatio.
Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), 2003

2002
Specialized Hardware for Deep Network Packet Filtering.
Proceedings of the Field-Programmable Logic and Applications, 2002

Design and Analysis of a Layer Seven Network Processor Accelerator Using Reconfigurable Logic.
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002

A flexible accelerator for layer 7 networking applications.
Proceedings of the 39th Design Automation Conference, 2002

Increasing power efficiency of multi-core network processors through data filtering.
Proceedings of the International Conference on Compilers, 2002

2001
Exploring Hypermedia Processor Design Space.
J. VLSI Signal Process., 2001

Exploring the diversity of multimedia systems.
IEEE Trans. Very Large Scale Integr. Syst., 2001

Fingerprinting techniques for field-programmable gate arrayintellectual property protection.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001

Constraint-based watermarking techniques for design IP protection.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001

NetBench: A Benchmarking Suite for Network Processors.
Proceedings of the 2001 IEEE/ACM International Conference on Computer-Aided Design, 2001

2000
Enhanced FPGA reliability through efficient run-time fault reconfiguration.
IEEE Trans. Reliab., 2000

Filtering Memory References to Increase Energy Efficiency.
IEEE Trans. Computers, 2000

Factoring large numbers with programmable hardware.
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2000

Efficient error detection, localization, and correction for FPGA-based debugging.
Proceedings of the 37th Conference on Design Automation, 2000

A technique for QoS-based system partitioning.
Proceedings of ASP-DAC 2000, 2000

Offline program re-mapping to improve branch prediction efficiency in embedded systems.
Proceedings of ASP-DAC 2000, 2000

1999
Application-driven synthesis of memory-intensive systems-on-chip.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1999

Procedure Based Program Compression.
Int. J. Parallel Program., 1999

Technical Challenges for Designing Personal Digital Assistants.
Des. Autom. Embed. Syst., 1999

Designing power efficient hypermedia processors.
Proceedings of the 1999 International Symposium on Low Power Electronics and Design, 1999

Enhanced Intellectual Property Protection for Digital Circuits on Programmable Hardware.
Proceedings of the Information Hiding, Third International Workshop, 1999

Function unit specialization through code analysis.
Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided Design, 1999

Efficient Support of Hardware Debugging Through FPGA Physical Design Partitioning.
Proceedings of the 1999 ACM/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, 1999

Algorithms for Efficient Runtime Fault Recovery on Diverse FPGA Architectures.
Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '99), 1999

Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks.
Proceedings of the 36th Conference on Design Automation, 1999

Power Efficient Mediaprocessors: Design Space Exploration.
Proceedings of the 36th Conference on Design Automation, 1999

Hierarchical watermarking for protection of DSP filter cores.
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, 1999

1998
On-line fault detection for bus-based field programmable gate arrays.
IEEE Trans. Very Large Scale Integr. Syst., 1998

Low overhead fault-tolerant FPGA systems.
IEEE Trans. Very Large Scale Integr. Syst., 1998

High-performance automatic target recognition through data-specific VLSI.
IEEE Trans. Very Large Scale Integr. Syst., 1998

Mobile computing and smart spaces.
IEEE Concurr., 1998

"Beauty depends on size"-Aristotle [mobile computing].
IEEE Concurr., 1998

Hypermedia processors: design space exploration.
Proceedings of the Second IEEE Workshop on Multimedia Signal Processing, 1998

Fingerprinting Digital Circuits on Programmable Hardware.
Proceedings of the Information Hiding, 1998

Signature hiding techniques for FPGA intellectual property protection.
Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided Design, 1998

Efficiently Supporting Fault-Tolerance in FPGAs.
Proceedings of the 1998 ACM/SIGDA Sixth International Symposium on Field Programmable Gate Arrays, 1998

Dynamic Circuit Generation for Solving Specific Problem Instances of Boolean Satisfiability.
Proceedings of the 6th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '98), 1998

Media Architecture: General Purpose vs. Multiple Application-Specific Programmable Processor.
Proceedings of the 35th Conference on Design Automation, 1998

Watermarking Techniques for Intellectual Property Protection.
Proceedings of the 35th Conference on Design Automation, 1998

FPGA fingerprinting techniques for protecting intellectual property.
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998

Synthesis of Power Efficient Systems-on-Silicon.
Proceedings of the ASP-DAC '98, 1998

1997
Seeking Solutions in Configurable Computing.
Computer, 1997

Application Design for Configurable Computing.
Computer, 1997

MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communicatons Systems.
Proceedings of the Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, 1997

The Filter Cache: An Energy Efficient Memory Structure.
Proceedings of the Thirtieth Annual IEEE/ACM International Symposium on Microarchitecture, 1997

Application-driven synthesis of core-based systems.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997

A case study of partially evaluated hardware circuits: Key-specific DES.
Proceedings of the Field-Programmable Logic and Applications, 7th International Workshop, 1997

Fault Scanner for Reconfigurable Logic.
Proceedings of the 17th Conference on Advanced Research in VLSI (ARVLSI '97), 1997

1996
An integrated testbed for wireless multimedia computing.
J. VLSI Signal Process., 1996

A low power architecture for wireless multimedia systems: lessons learned from building a power hog.
Proceedings of the 1996 International Symposium on Low Power Electronics and Design, 1996

1993
Approaching a machine-application bound in delivered performance on scientific code.
Proc. IEEE, 1993

Determining Cost-Effective Multiple Issue Processor Designs.
Proceedings of the Proceedings 1993 International Conference on Computer Design: VLSI in Computers & Processors, 1993

1992
Performance bounds and buffer space requirements for concurrent processors.
PhD thesis, 1992

Register requirements of pipelined processors.
Proceedings of the 6th international conference on Supercomputing, 1992

1991
A Performance Comparison of the IBM RS/6000 and the Astronautics ZS-1.
Computer, 1991

Vector Register Design for Polycyclic Vector Scheduling.
Proceedings of the ASPLOS-IV Proceedings, 1991


  Loading...