Wenyi Feng
Orcid: 0000-0002-4663-0097
According to our database1,
Wenyi Feng
authored at least 31 papers
between 1998 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
2000
2005
2010
2015
2020
2025
0
1
2
3
4
5
6
7
2
3
1
1
1
1
1
1
2
1
1
2
1
1
1
1
1
1
1
5
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Neural Networks, 2025
Hybrid rotation self-supervision and feature space normalization for class incremental learning.
Inf. Sci., 2025
2024
Adaptive weighted dictionary representation using anchor graph for subspace clustering.
Pattern Recognit., 2024
Expert Syst. Appl., 2024
2023
Appl. Intell., May, 2023
Improving Few-shot Image Generation by Structural Discrimination and Textural Modulation.
Proceedings of the 31st ACM International Conference on Multimedia, 2023
Robust Structured Sparse Subspace Clustering with Neighborhood Preserving Projection.
Proceedings of the IEEE International Conference on Multimedia and Expo, 2023
2022
Proceedings of the Computer Vision - ECCV 2022, 2022
2020
Proceedings of the 2020 International Conference on Applications and Techniques in Cyber Intelligence, 2020
2018
Proceedings of the 2018 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2018
Graphical User Interface for Medical Deep Learning - Application to Magnetic Resonance Imaging.
Proceedings of the Asia-Pacific Signal and Information Processing Association Annual Summit and Conference, 2018
2015
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015
2014
Proceedings of the 2014 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2014
2012
K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint.
Proceedings of the 2012 International Conference on Field-Programmable Technology, 2012
2011
Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, 2011
2008
Designing Efficient Input Interconnect Blocks for LUT Clusters Using Counting and Entropy.
ACM Trans. Reconfigurable Technol. Syst., 2008
2007
IEEE Trans. Very Large Scale Integr. Syst., 2007
2006
Post-placement interconnect entropy: how many configuration bits does a programmable logic device need?
Proceedings of the Eigth International Workshop on System-Level Interconnect Prediction (SLIP 2006), 2006
2003
IEEE Trans. Computers, 2003
2001
Multi-layer Optical Data Storage Based on Two-photon Recordable Fluorescent Disk Media.
Proceedings of the 18th IEEE Symposium on Mass Storage Systems, 2001
2000
Complexity Bounds for Lookup Table Implementation of Factored Forms in FPGA Technology Mapping.
Proceedings of the Parallel and Distributed Processing, 2000
1999
Neural network designed volume holographic wavelet correlator for pattern recognition.
Proceedings of the International Joint Conference Neural Networks, 1999
Proceedings of the Digest of Papers: FTCS-29, 1999
Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '99), 1999
Proceedings of the 14th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '99), 1999
Proceedings of the 8th Asian Test Symposium (ATS '99), 1999
1998
Proceedings of the 13th International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT '98), 1998
Proceedings of the 7th Asian Test Symposium (ATS '98), 2-4 December 1998, Singapore, 1998