Wenjie Li

Orcid: 0000-0002-1244-7657

Affiliations:
  • Nanjing University, School of Electronic Science and Engineering, China


According to our database1, Wenjie Li authored at least 12 papers between 2018 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
BSViT: A Bit-Serial Vision Transformer Accelerator Exploiting Dynamic Patch and Weight Bit-Group Quantization.
IEEE Trans. Circuits Syst. I Regul. Pap., September, 2024

CoDA: A Co-Design Framework for Versatile and Efficient Attention Accelerators.
IEEE Trans. Computers, August, 2024

Quantization and Hardware Architecture Co-Design for Matrix-Vector Multiplications of Large Language Models.
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2024

A Precision-Scalable Deep Neural Network Accelerator With Activation Sparsity Exploitation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., January, 2024

2023
Low-Complexity Precision-Scalable Multiply-Accumulate Unit Architectures for Deep Neural Network Accelerators.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2023

2022
Efficient Compression Methods for Wire-Spread-Based Stochastic Computing Deep Neural Networks.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

An Efficient Stochastic Convolution Accelerator based on Pseudo-Sobol Sequences.
Proceedings of the 17th ACM International Symposium on Nanoscale Architectures, 2022

2020
Multi-Layer Generalized Integrated Interleaved Codes.
IEEE Commun. Lett., 2020

2019
A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders.
IEEE Commun. Lett., 2019

A Low-Complexity Error-and-Erasure Decoding Algorithm for t=2 RS Codes.
Proceedings of the 2019 IEEE International Workshop on Signal Processing Systems, 2019

2018
Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes.
Proceedings of the 2018 IEEE Asia Pacific Conference on Circuits and Systems, 2018


  Loading...