Wenjie Che
Orcid: 0000-0001-6216-3583
According to our database1,
Wenjie Che
authored at least 21 papers
between 2012 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
0
1
2
3
4
5
6
1
1
2
3
1
1
1
2
1
2
2
1
1
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2023
Enlarging Reliable Pairs via Inter-Distance Offset for a PUF Entropy-Boosting Algorithm.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
2022
A Lightweight Neighbor-Averaging Technique for Reducing Systematic Variations in Physically Unclonable Functions.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
2020
Side-Channel Power Resistance for Encryption Algorithms Using Implementation Diversity.
Cryptogr., 2020
Proceedings of the Asian Hardware Oriented Security and Trust Symposium, 2020
2019
Cryptogr., 2019
2018
Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF.
IEEE Trans. Very Large Scale Integr. Syst., 2018
An Autonomous, Self-Authenticating, and Self-Contained Secure Boot Process for Field-Programmable Gate Arrays.
Cryptogr., 2018
Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, 2018
Proceedings of the 2018 IEEE International Symposium on Hardware Oriented Security and Trust, 2018
2017
A novel offset method for improving bitstring quality of a Hardware-Embedded delay PUF.
Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, 2017
Proceedings of the 2017 Asian Hardware Oriented Security and Trust Symposium, 2017
2015
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2015
2014
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014
2013
A comprehensive metering scheme for intellectual property protection during both after-sale and evaluation periods of IC design.
IEICE Electron. Express, 2013
Proceedings of the 23rd International Conference on Field programmable Logic and Applications, 2013
Binding Hardware IPs to Specific FPGA Device via Inter-twining the PUF Response with the FSM of Sequential Circuits.
Proceedings of the 21st IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2013
2012
Efficient verification of IP watermarks in FPGA designs through lookup table content extracting.
IEICE Electron. Express, 2012