Wen-Jong Fang

According to our database1, Wen-Jong Fang authored at least 13 papers between 1995 and 2000.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2000
Multiway FPGA partitioning by fully exploiting design hierarchy.
ACM Trans. Design Autom. Electr. Syst., 2000

1999
EmGen-a module generator for logic emulation applications.
IEEE Trans. Very Large Scale Integr. Syst., 1999

A Multi-Level FPGA Synthesis Method Supporting HDL Debugging for Emulation-Based Designs.
Proceedings of the 1999 Conference on Asia South Pacific Design Automation, 1999

1998
Integrating HDL Synthesis and Partitioning for Multi-FPGA Designs.
IEEE Des. Test Comput., 1998

Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication.
Proceedings of the 35th Conference on Design Automation, 1998

1997
A hierarchical functional structuring and partitioning approach for multiple-FPGA implementations.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1997

Preserving HDL synthesis hierarchy for cell placement.
Proceedings of the 1997 International Symposium on Physical Design, 1997

Module Generation of Complex Macros for Logic-Emulation Applications.
Proceedings of the 1997 ACM/SIGDA Fifth International Symposium on Field Programmable Gate Arrays, 1997

A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications.
Proceedings of the 34st Conference on Design Automation, 1997

Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy.
Proceedings of the 34st Conference on Design Automation, 1997

DP-Gen: a datapath generator for multiple-FPGA applications.
Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, 1997

1996
The Design and Inplementation of a Cooperative Design-view Environment for Interactive Partitioning Applications.
Softw. Pract. Exp., 1996

1995
EMPAR: an interactive synthesis environment for hardware emulations.
Proceedings of the 1995 Conference on Asia Pacific Design Automation, Makuhari, Massa, Chiba, Japan, August 29, 1995


  Loading...