Wen Bin Ye
Orcid: 0000-0001-6978-813XAffiliations:
- Shenzhen University, College of Electronic Science and Technology, China
According to our database1,
Wen Bin Ye
authored at least 53 papers
between 2011 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Hardware-Algorithm Codesigned Low-Latency and Resource-Efficient OMP Accelerator for DOA Estimation on FPGA.
IEEE Trans. Very Large Scale Integr. Syst., February, 2025
2024
An Energy-Efficient ECG Processor With Ultra-Low-Parameter Multistage Neural Network and Optimized Power-of-Two Quantization.
IEEE Trans. Biomed. Circuits Syst., December, 2024
A Hardware and Software Co-Design for Energy-Efficient Neural Network Accelerator With Multiplication-Less Folded-Accumulative PE for Radar-Based Hand Gesture Recognition.
IEEE Trans. Very Large Scale Integr. Syst., October, 2024
An Energy-Efficient Edge Processor for Radar-Based Continuous Fall Detection Utilizing Mixed-Radix FFT and Updated Blockwise Computation.
IEEE Internet Things J., October, 2024
A 593nJ/Inference DVS Hand Gesture Recognition Processor Embedded With Reconfigurable Multiple Constant Multiplication Technique.
IEEE Trans. Circuits Syst. I Regul. Pap., June, 2024
IEEE Trans. Circuits Syst. II Express Briefs, April, 2024
IEEE Trans. Circuits Syst. II Express Briefs, March, 2024
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
FilterNet: A Convolutional Neural Network for Radar-Based Fall Detection by Filtering Out Non-fall Feature in the Spectrogram.
Proceedings of the 2024 16th International Conference on Machine Learning and Computing, 2024
2023
An Efficient Algorithm-Hardware Co-Design for Radar-Based Fall Detection With Multi-Branch Convolutions.
IEEE Trans. Circuits Syst. I Regul. Pap., April, 2023
IEEE Internet Things J., 2023
2022
IEEE Geosci. Remote. Sens. Lett., 2022
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022
2021
Lightweight Deep Learning Model in Mobile-Edge Computing for Radar-Based Human Activity Recognition.
IEEE Internet Things J., 2021
Proceedings of the 18th International SoC Design Conference, 2021
2020
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020
Classification of Human Activity Based on Radar Signal Using 1-D Convolutional Neural Network.
IEEE Geosci. Remote. Sens. Lett., 2020
A Hybrid CNN-LSTM Network for the Classification of Human Activities Based on Micro-Doppler Radar.
IEEE Access, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
Mixture Gases Classification Based on Multi-Label One-Dimensional Deep Convolutional Neural Network.
IEEE Access, 2019
Automated Diabetic Retinopathy Detection Based on Binocular Siamese-Like Convolutional Neural Network.
IEEE Access, 2019
A Fast and Robust Gas Recognition Algorithm Based on Hybrid Convolutional and Recurrent Neural Network.
IEEE Access, 2019
A 55-65 GHz Internal Differentially Matched Silicon Power Amplifier With Spirally Folded 1: 2 Balun.
IEEE Access, 2019
Automated Detection of Diabetic Retinopathy using a Binocular Siamese-Like Convolutional Network.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
2018
A 1 pF-to-10 nF Generic Capacitance-to-Digital Converter Using Zero-Crossing ΔΣ Modulation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
A Compact and Low Power RO PUF with High Resilience to the EM Side-Channel Attack and the SVM Modelling Attack of Wireless Sensor Networks.
Sensors, 2018
A Novel 1D Deep Convolutional Neural Network Based Algorithm for Mixture Gases Recognition.
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
A 480 fJ/conversion-step 13-bit Resistive Sensor Readout IC with a 1%/V Power Supply Sensitivity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
An Energy-Efficient 13-bit Zero-Crossing ΔΣ Capacitance-to-Digital Converter with 1 pF-to-10 nF Sensing Range.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the 23rd IEEE International Conference on Digital Signal Processing, 2018
Image Denoising Algorithms for DoFP Polarization Image Sensors with Non-Gaussian Noises.
Proceedings of the 2018 IEEE Asia Pacific Conference on Circuits and Systems, 2018
2017
IEEE Trans. Circuits Syst. II Express Briefs, 2017
Sensors, 2017
A novel smoothness-based interpolation algorithm for division of focal plane Polarimeters.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
A passively compensated capacitive sensor readout with biased varactor temperature compensation and temperature coherent quantization.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Investigation on power consumption of product accumulation block for multiplierless FIR filters.
Proceedings of the 22nd International Conference on Digital Signal Processing, 2017
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2016
Greedy Algorithm for the Design of Linear-Phase FIR Filters with Sparse Coefficients.
Circuits Syst. Signal Process., 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
2015
Two-Step Optimization Approach for the Design of Multiplierless Linear-Phase FIR Filters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
J. Circuits Syst. Comput., 2015
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015
Proceedings of the 2015 IEEE International Conference on Digital Signal Processing, 2015
2014
Bit-Level Multiplierless FIR Filter Optimization Incorporating Sparse Filter Technique.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
A polynomial-time algorithm for the design of multiplierless linear-phase FIR filters with low hardware cost.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
2013
Single-Stage and Cascade Design of High Order Multiplierless Linear Phase FIR Filters Using Genetic Algorithm.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
2012
Design of high order and wide coefficient wordlength multiplierless FIR filters with low hardware cost using genetic algorithm.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
Switching activity analysis and power estimation for multiple constant multiplier block of FIR filters.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011