Wei Lu
Orcid: 0000-0003-4731-1976Affiliations:
- University of Michigan, Department of Electrical Engineering and Computer Science, MI, USA
- Harvard University, Cambridge, MA, USA (2003 - 2005)
- Rice University, Houston, TX, USA (PhD 2003)
- Tsinghua University, Beijing, China (PhD 2003)
According to our database1,
Wei Lu
authored at least 61 papers
between 2010 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on id.loc.gov
On csauthors.net:
Bibliography
2024
Adv. Intell. Syst., December, 2024
TT-CIM: Tensor Train Decomposition for Neural Network in RRAM-Based Compute-in-Memory Systems.
IEEE Trans. Circuits Syst. I Regul. Pap., March, 2024
Neuromorph. Comput. Eng., March, 2024
IEEE Trans. Emerg. Top. Comput., 2024
IEEE Comput. Archit. Lett., 2024
2023
PowerGAN: A Machine Learning Approach for Power Side-Channel Attack on Compute-in-Memory Accelerators.
Adv. Intell. Syst., December, 2023
Proc. IEEE, September, 2023
Computer, March, 2023
CoRR, 2023
Bulk-Switching Memristor-based Compute-In-Memory Module for Deep Neural Network Training.
CoRR, 2023
2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022
Exploring Compute-in-Memory Architecture Granularity for Structured Pruning of Neural Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022
The fine line between dead neurons and sparsity in binarized spiking neural networks.
CoRR, 2022
Adv. Intell. Syst., 2022
Device Variation Effects on Neural Network Inference Accuracy in Analog In-Memory Computing Systems.
Adv. Intell. Syst., 2022
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
Proceedings of the 4th IEEE International Conference on Artificial Intelligence Circuits and Systems, 2022
2021
IEEE Trans. Circuits Syst. II Express Briefs, 2021
How to Build a Memristive Integrate-and-Fire Model for Spiking Neuronal Signal Generation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
Neuromorph. Comput. Eng., 2021
Sci. China Inf. Sci., 2021
Adv. Intell. Syst., 2021
Device Non-Ideality Effects and Architecture-Aware Training in RRAM In-Memory Computing Modules.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
Stabilization of Mode-Dependent Impulsive Hybrid Systems Driven by DFA With Mixed-Mode Effects.
IEEE Trans. Neural Networks Learn. Syst., 2020
Proceedings of the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2020
Live Demonstration: Video-to-Spike Conversion Using a Real-Time Retina Cell Network Simulator.
Proceedings of the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2020
A Real-Time Retinomorphic Simulator Using a Conductance-Based Discrete Neuronal Network.
Proceedings of the 2nd IEEE International Conference on Artificial Intelligence Circuits and Systems, 2020
2019
Harnessing Intrinsic Noise in Memristor Hopfield Neural Networks for Combinatorial Optimization.
CoRR, 2019
Proceedings of the Device Research Conference, 2019
Proceedings of the Handbook of Memristor Networks., 2019
2018
IEEE Trans. Multi Scale Comput. Syst., 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
Proceedings of the 2018 IEEE Custom Integrated Circuits Conference, 2018
2017
Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, 2017
Epsilon-greedy strategy for online dictionary learning with realistic memristor array constraints.
Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures, 2017
2016
IEEE Trans. Neural Networks Learn. Syst., 2016
Periodic Orbits Analysis in a Class of Planar Liénard Systems with State-Triggered Jumps.
Int. J. Bifurc. Chaos, 2016
2015
IEEE Trans. Circuits Syst. I Regul. Pap., 2015
A Low-Power Variation-Aware Adaptive Write Scheme for Access-Transistor-Free Memristive Memory.
ACM J. Emerg. Technol. Comput. Syst., 2015
IEEE J. Emerg. Sel. Topics Circuits Syst., 2015
Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures, 2015
Photoelectric characteristics of Schottky diode based on a Ge/Si core/shell nanowire.
Proceedings of the 9th International Conference on Sensing Technology, 2015
3D ReRAM with Field Assisted Super-Linear Threshold (FAST<sup>TM</sup>) Selector technology for super-dense, low power, low latency data storage systems.
Proceedings of the 20th Asia and South Pacific Design Automation Conference, 2015
2014
CoRR, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
2013
2012
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012
2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the 16th Asia South Pacific Design Automation Conference, 2011
2010
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010