Walter Huang

According to our database1, Walter Huang authored at least 13 papers between 2004 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A Novel Model-Based Security Scheme for LoRa Key Generation.
Proceedings of the IPSN '21: The 20th International Conference on Information Processing in Sensor Networks, 2021

2020
Measurement, Characterization, and Modeling of LoRa Technology in Multifloor Buildings.
IEEE Internet Things J., 2020

A Novel Emergency Light Based Smart Building Solution: Design, Implementation and Use Cases.
CoRR, 2020

EMIoT: A LoRa-enabled Smart Building Solution Based on Emergency Lights.
Proceedings of the BuildSys '20: The 7th ACM International Conference on Systems for Energy-Efficient Buildings, 2020

2019
The Design, Implementation, and Deployment of a Smart Lighting System for Smart Buildings.
IEEE Internet Things J., 2019

Measurement, Characterization and Modeling of LoRa Technology in Multi-floor Buildings.
CoRR, 2019

2011
Modified Sliding-Block Distributed Arithmetic with Offset Binary Coding for Adaptive Filters.
J. Signal Process. Syst., 2011

2009
Adaptive filters using modified sliding-block distributed arithmetic with offset binary coding.
Proceedings of the IEEE International Conference on Acoustics, 2009

2008
A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering.
IEEE Trans. Circuits Syst. I Regul. Pap., 2008

2007
VLSI Implementation of a Reconfigurable Mixed-Signal Finite Impulse Response Filter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007

2005
LMS adaptive filters using distributed arithmetic for high throughput.
IEEE Trans. Circuits Syst. I Regul. Pap., 2005

2004
A novel high performance distributed arithmetic adaptive filter implementation on an FPGA.
Proceedings of the 2004 IEEE International Conference on Acoustics, 2004

An FPGA Implementation for a High Throughput Adaptive Filter Using Distributed Arithmetic.
Proceedings of the 12th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2004), 2004


  Loading...