Walter Godoy Jr.
According to our database1,
Walter Godoy Jr.
authored at least 15 papers
between 1997 and 2013.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2013
A fast modular simulator for combinational logic circuits generated by genetic algorithm.
Proceedings of the IEEE Congress on Evolutionary Computation, 2013
2010
Proceedings of the ReConFig'10: 2010 International Conference on Reconfigurable Computing and FPGAs, 2010
Achieving near-MLD performance with soft information-set decoders implemented in FPGAs.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010
2009
Ann. des Télécommunications, 2009
2008
Comput. Commun., 2008
Proceedings of the Seventh International Conference on Networking (ICN 2008), 2008
2007
Proceedings of the Adaptive and Natural Computing Algorithms, 8th International Conference, 2007
2006
Proceedings of the Advanced International Conference on Telecommunications and International Conference on Internet and Web Applications and Services (AICT/ICIW 2006), 2006
2004
A New Model to Manage IDS Alerts.
Proceedings of the ICEIS 2004, 2004
2001
Analysis of a Bound of Voronoi Region V(C0) and Proposal of Sub-Optimum Decoding Algorithm.
Proceedings of the 2001 International Symposium on Information Technology (ITCC 2001), 2001
1999
Proceedings of the Broadband Communications: Convergence of Network Technologies, 1999
1998
Proposal of sub-optimum decoding algorithm with a bound of Voronoi region V(C<sub>0</sub>).
Comput. Commun., 1998
1997
Comput. Commun., 1997