Vipul Kumar Mishra
Orcid: 0000-0002-3649-1388
According to our database1,
Vipul Kumar Mishra
authored at least 32 papers
between 2013 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Adaptive windowing based recurrent neural network for drift adaption in non-stationary environment.
J. Ambient Intell. Humaniz. Comput., October, 2023
Mobile-Chain: Secure blockchain based decentralized authentication system for global roaming in mobility networks.
Comput. Commun., February, 2023
Proceedings of the 2023 Fifteenth International Conference on Contemporary Computing, 2023
2022
Neural Comput. Appl., 2022
J. King Saud Univ. Comput. Inf. Sci., 2022
Future Gener. Comput. Syst., 2022
Mid Price Prediction via Statistical Feature Expansion and Kernel Adaptive Filtering.
Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing, 2022
Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing, 2022
A Centroid Localization Improved CLLEACH Protocol to Improve the Performance of Sensor Network.
Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing, 2022
Proceedings of the 2022 Fourteenth International Conference on Contemporary Computing, 2022
2021
Dilated-ResUnet: A novel deep learning architecture for building extraction from medium resolution multi-spectral satellite imagery.
Expert Syst. Appl., 2021
Comput. Intell. Neurosci., 2021
A transfer learning with structured filter pruning approach for improved breast cancer classification on point-of-care devices.
Comput. Biol. Medicine, 2021
A Heuristic-Driven and Cost Effective Majority/ Minority Logic Synthesis for Post-CMOS Emerging Technology.
IEEE Access, 2021
Proceedings of the IC3 2021: Thirteenth International Conference on Contemporary Computing, Noida, India, August 5, 2021
2020
Artif. Intell. Rev., 2020
Topographical Feature Extraction Using Machine Learning Techniques from Sentinel-2A Imagery.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2020
Proceedings of the 10th IEEE International Conference on Consumer Electronics, 2020
2017
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Comprehensive Operation Chaining Based Schedule Delay Estimation During High Level Synthesis.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2017
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2017
2015
Simultaneous exploration of optimal datapath and loop based high level transformation during area-delay tradeoff in architectural synthesis using swarm intelligence.
Int. J. Knowl. Based Intell. Eng. Syst., 2015
2014
Automated exploration of datapath and unrolling factor during power-performance tradeoff in architectural synthesis using multi-dimensional PSO algorithm.
Expert Syst. Appl., 2014
MO-PSE: Adaptive multi-objective particle swarm optimization based design space exploration in architectural synthesis for application specific processor design.
Adv. Eng. Softw., 2014
Swarm Intelligence Driven Simultaneous Adaptive Exploration of Datapath and Loop Unrolling Factor during Area-Performance Tradeoff.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
Integrated particle swarm optimization (i-PSO): An adaptive design space exploration framework for power-performance tradeoff in architectural synthesis.
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014
PSDSE: Particle Swarm Driven Design Space Exploration of Architecture and Unrolling Factors for Nested Loops in High Level Synthesis.
Proceedings of the 2014 Fifth International Symposium on Electronic System Design, 2014
Time Varying vs. Fixed Acceleration Coefficient PSO Driven Exploration during High Level Synthesis: Performance and Quality Assessment.
Proceedings of the 2014 International Conference on Information Technology, 2014
Automated parallel exploration of datapath and Unrolling Factor in High Level Synthesis using hyper-dimensional particle swarm encoding.
Proceedings of the IEEE 27th Canadian Conference on Electrical and Computer Engineering, 2014
2013
D-logic exploration: Rapid search of Pareto fronts during architectural synthesis of custom processors.
Proceedings of the International Conference on Advances in Computing, 2013