Vijeyakumar Krishnasamy Natarajan

Orcid: 0000-0002-4540-9198

According to our database1, Vijeyakumar Krishnasamy Natarajan authored at least 12 papers between 2015 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Design of area, energy and security optimized reversible architectures for digital image cryptography.
Circuits Syst. Signal Process., 2023

2022
Design of Precise Multiplier Using Inexact Compressor for Digital Signal Processing.
Comput. Syst. Sci. Eng., 2022

2021
Area-Energy-Error Optimized Faithful Multiplier for Digital Signal Processing.
Circuits Syst. Signal Process., 2021

A Low Area FPGA Implementation of Reversible Gate Encryption with Heterogeneous Key Generation.
Circuits Syst. Signal Process., 2021

A Novel n-Decimal Reversible Radix Binary-Coded Decimal Multiplier Using Radix Encoding Scheme.
Circuits Syst. Signal Process., 2021

2020
FPGA based implementation of MPPT algorithms for photovoltaic system under partial shading conditions.
Microprocess. Microsystems, 2020

Area Efficient Parallel Median Filter Using Approximate Comparator and Faithful Adder.
IET Circuits Devices Syst., 2020

2019
VLSI implementation of reversible logic gates cryptography with LFSR key.
Microprocess. Microsystems, 2019

Area-efficient parallel adder with faithful approximation for image and signal processing applications.
IET Image Process., 2019

2018
VLSI Implementation of High Speed Energy-Efficient Truncated Multiplier.
J. Circuits Syst. Comput., 2018

2016
Design of Efficient Reversible BCD Adder-Subtractor Architecture and Its Optimization Using Carry Skip Logic.
J. Circuits Syst. Comput., 2016

2015
An Adaptive Neuro-Fuzzy Model to Multilevel Inverter for Grid Connected Photovoltaic System.
J. Circuits Syst. Comput., 2015


  Loading...