Vijay Nagarajan
Orcid: 0009-0000-5045-4754Affiliations:
- University of Utah, Salt Lake City, UT, USA
- University of Edinburgh
- University of California, Riverside, CA, USA (Ph.D., 2009)
According to our database1,
Vijay Nagarajan
authored at least 71 papers
between 2004 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Determining the Minimum Number of Virtual Networks for Different Coherence Protocols.
Proceedings of the 51st ACM/IEEE Annual International Symposium on Computer Architecture, 2024
PipeGen: Automated Transformation of a Single-Core Pipeline into a Multicore Pipeline for a Given Memory Consistency Model.
Proceedings of the 2024 International Conference on Parallel Architectures and Compilation Techniques, 2024
2023
IEEE Micro, 2023
Proceedings of the 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Network, 2023
2021
Proceedings of the 2021 USENIX Annual Technical Conference, 2021
Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021
Towards the Synthesis of Coherence/Replication Protocols from Consistency Models via Real-Time Orderings.
Proceedings of the PaPoC@EuroSys 2021, 2021
Proceedings of the EuroSys '21: Sixteenth European Conference on Computer Systems, 2021
2020
Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, ISBN: 978-3-031-01764-3, 2020
Proceedings of the PPoPP '20: 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2020
HieraGen: Automated Generation of Concurrent, Hierarchical Cache Coherence Protocols.
Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020
Proceedings of the ASPLOS '20: Architectural Support for Programming Languages and Operating Systems, 2020
Proceedings of the ASPLOS '20: Architectural Support for Programming Languages and Operating Systems, 2020
2019
Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.
Proceedings of the 25th IEEE International Symposium on High Performance Computer Architecture, 2019
2018
Auton. Robots, 2018
ProtoGen: Automatically Generating Directory Cache Coherence Protocols from Atomic Specifications.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018
Proceedings of the 2018 IEEE/RSJ International Conference on Intelligent Robots and Systems, 2018
Proceedings of the Thirteenth EuroSys Conference, 2018
Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018
Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, 2018
2017
Proceedings of the 2017 IEEE International Symposium on Performance Analysis of Systems and Software, 2017
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017
Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017
Proceedings of the 2017 Formal Methods in Computer Aided Design, 2017
2016
Fence Placement for Legacy Data-Race-Free Programs via Synchronization Read Detection.
ACM Trans. Archit. Code Optim., 2016
Proceedings of the International Conference for High Performance Computing, 2016
Proceedings of the Robotics: Science and Systems XII, University of Michigan, Ann Arbor, Michigan, USA, June 18, 2016
Proceedings of the 49th Annual IEEE/ACM International Symposium on Microarchitecture, 2016
Proceedings of the 2016 IEEE/RSJ International Conference on Intelligent Robots and Systems, 2016
Proceedings of the 2016 IEEE International Symposium on Workload Characterization, 2016
McVerSi: A test generation framework for fast memory consistency verification in simulation.
Proceedings of the 2016 IEEE International Symposium on High Performance Computer Architecture, 2016
2015
Understanding the Effects of Data Corruption on Application Behavior Based on Data Characteristics.
Proceedings of the Computer Safety, Reliability, and Security, 2015
Proceedings of the 48th International Symposium on Microarchitecture, 2015
Proceedings of the International Conference on Advanced Robotics, 2015
Proceedings of the 2015 International Conference on Parallel Architectures and Compilation, 2015
2014
Softw. Pract. Exp., 2014
Proceedings of the International Conference for High Performance Computing, 2014
Proceedings of the Languages and Compilers for Parallel Computing, 2014
Proceedings of the 32nd IEEE International Conference on Computer Design, 2014
Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture, 2014
Proceedings of the International Conference on Parallel Architectures and Compilation, 2014
2013
Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation, 2013
Proceedings of the International Conference on Supercomputing, 2013
2012
Softw. Pract. Exp., 2012
Softw. Pract. Exp., 2012
Int. J. Parallel Program., 2012
Proceedings of the Computing Frontiers Conference, CF'12, 2012
Proceedings of the 17th International Conference on Architectural Support for Programming Languages and Operating Systems, 2012
2010
ACM Trans. Program. Lang. Syst., 2010
2009
IMPRESS: Improving Multicore Performance and Reliability via Efficient Software Support for Monitoring.
PhD thesis, 2009
Trans. High Perform. Embed. Archit. Compil., 2009
Int. J. Parallel Program., 2009
Proceedings of the 5th International Conference on Virtual Execution Environments, 2009
Proceedings of the Languages and Compilers for Parallel Computing, 2009
Proceedings of the 8th International Symposium on Memory Management, 2009
Proceedings of the 36th International Symposium on Computer Architecture (ISCA 2009), 2009
2008
Proceedings of the 41st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-41 2008), 2008
Proceedings of the ACM/SIGSOFT International Symposium on Software Testing and Analysis, 2008
Proceedings of the 6th Workshop on Parallel and Distributed Systems: Testing, 2008
Proceedings of the 22nd IEEE International Symposium on Parallel and Distributed Processing, 2008
2007
High-throughput VLSI Implementations of Iterative Decoders and Related Code Construction Problems.
J. VLSI Signal Process., 2007
Proceedings of the 23rd IEEE International Conference on Software Maintenance (ICSM 2007), 2007
Proceedings of the 23rd IEEE International Conference on Software Maintenance (ICSM 2007), 2007
2004
Proceedings of the 2004 IEEE International Symposium on Information Theory, 2004
High-throughput VLSI implementations of iterative decoders and related code construction problems.
Proceedings of the Global Telecommunications Conference, 2004. GLOBECOM '04, Dallas, Texas, USA, 29 November, 2004